summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorLuis Marques <luismarques@lowrisc.org>2019-08-27 21:37:57 +0000
committerLuis Marques <luismarques@lowrisc.org>2019-08-27 21:37:57 +0000
commitc894c6c98335425c01b8a257691bbf3825ab555f (patch)
tree8f6a98eccfd1aa1a13e494d66ad26d02e63a9684
parent33585ddf14985f05de74d64125f64709a6e9be79 (diff)
downloadbcm5719-llvm-c894c6c98335425c01b8a257691bbf3825ab555f.tar.gz
bcm5719-llvm-c894c6c98335425c01b8a257691bbf3825ab555f.zip
[RISCV] Implement RISCVRegisterInfo::getPointerRegClass
Fixes bug 43041 Differential Revision: https://reviews.llvm.org/D66752 llvm-svn: 370113
-rw-r--r--llvm/lib/Target/RISCV/RISCVRegisterInfo.h6
1 files changed, 6 insertions, 0 deletions
diff --git a/llvm/lib/Target/RISCV/RISCVRegisterInfo.h b/llvm/lib/Target/RISCV/RISCVRegisterInfo.h
index 4f339475508..56a50fe6ddc 100644
--- a/llvm/lib/Target/RISCV/RISCVRegisterInfo.h
+++ b/llvm/lib/Target/RISCV/RISCVRegisterInfo.h
@@ -52,6 +52,12 @@ struct RISCVRegisterInfo : public RISCVGenRegisterInfo {
bool trackLivenessAfterRegAlloc(const MachineFunction &) const override {
return true;
}
+
+ const TargetRegisterClass *
+ getPointerRegClass(const MachineFunction &MF,
+ unsigned Kind = 0) const override {
+ return &RISCV::GPRRegClass;
+ }
};
}
OpenPOWER on IntegriCloud