summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorBill Wendling <isanbard@gmail.com>2007-04-26 21:06:48 +0000
committerBill Wendling <isanbard@gmail.com>2007-04-26 21:06:48 +0000
commitc8264ca457817d3cf937e016ee5afdb96796b0a2 (patch)
treebef5a7b5d198467359206b73f9669387affbce4f
parente6354bd3ff851d57a83f20c4a61c134dd0785540 (diff)
downloadbcm5719-llvm-c8264ca457817d3cf937e016ee5afdb96796b0a2.tar.gz
bcm5719-llvm-c8264ca457817d3cf937e016ee5afdb96796b0a2.zip
Have MMX registers clobbered in x86-64 too.
llvm-svn: 36494
-rw-r--r--llvm/lib/Target/X86/X86InstrX86-64.td1
1 files changed, 1 insertions, 0 deletions
diff --git a/llvm/lib/Target/X86/X86InstrX86-64.td b/llvm/lib/Target/X86/X86InstrX86-64.td
index 61c6c6aafe5..530d059ff12 100644
--- a/llvm/lib/Target/X86/X86InstrX86-64.td
+++ b/llvm/lib/Target/X86/X86InstrX86-64.td
@@ -115,6 +115,7 @@ let isCall = 1, noResults = 1 in
// All calls clobber the non-callee saved registers...
let Defs = [RAX, RCX, RDX, RSI, RDI, R8, R9, R10, R11,
FP0, FP1, FP2, FP3, FP4, FP5, FP6, ST0,
+ MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7,
XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, XMM7,
XMM8, XMM9, XMM10, XMM11, XMM12, XMM13, XMM14, XMM15] in {
def CALL64pcrel32 : I<0xE8, RawFrm, (ops i64imm:$dst, variable_ops),
OpenPOWER on IntegriCloud