summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorEric Christopher <echristo@apple.com>2011-06-30 22:17:01 +0000
committerEric Christopher <echristo@apple.com>2011-06-30 22:17:01 +0000
commitc486b47b151aacff614a9b2a337754858707873b (patch)
treefc9051fbbb91381a731e51fd947cb3f846346524
parentb98ab91e39fb9b7065b635f19e57a387f6097362 (diff)
downloadbcm5719-llvm-c486b47b151aacff614a9b2a337754858707873b.tar.gz
bcm5719-llvm-c486b47b151aacff614a9b2a337754858707873b.zip
Add a convenience typedef for std::pair<unsigned, const TargetRegisterClass*>.
No functional change. Part of rdar://9119939 llvm-svn: 134198
-rw-r--r--llvm/lib/Target/ARM/ARMISelLowering.cpp15
1 files changed, 8 insertions, 7 deletions
diff --git a/llvm/lib/Target/ARM/ARMISelLowering.cpp b/llvm/lib/Target/ARM/ARMISelLowering.cpp
index 507cc603fb1..092ff17edc6 100644
--- a/llvm/lib/Target/ARM/ARMISelLowering.cpp
+++ b/llvm/lib/Target/ARM/ARMISelLowering.cpp
@@ -7527,7 +7527,8 @@ ARMTargetLowering::getSingleConstraintMatchWeight(
return weight;
}
-std::pair<unsigned, const TargetRegisterClass*>
+typedef std::pair<unsigned, const TargetRegisterClass*> Pair;
+Pair
ARMTargetLowering::getRegForInlineAsmConstraint(const std::string &Constraint,
EVT VT) const {
if (Constraint.size() == 1) {
@@ -7535,18 +7536,18 @@ ARMTargetLowering::getRegForInlineAsmConstraint(const std::string &Constraint,
switch (Constraint[0]) {
case 'l':
if (Subtarget->isThumb())
- return std::make_pair(0U, ARM::tGPRRegisterClass);
+ return Pair(0U, ARM::tGPRRegisterClass);
else
- return std::make_pair(0U, ARM::GPRRegisterClass);
+ return Pair(0U, ARM::GPRRegisterClass);
case 'r':
- return std::make_pair(0U, ARM::GPRRegisterClass);
+ return Pair(0U, ARM::GPRRegisterClass);
case 'w':
if (VT == MVT::f32)
- return std::make_pair(0U, ARM::SPRRegisterClass);
+ return Pair(0U, ARM::SPRRegisterClass);
if (VT.getSizeInBits() == 64)
- return std::make_pair(0U, ARM::DPRRegisterClass);
+ return Pair(0U, ARM::DPRRegisterClass);
if (VT.getSizeInBits() == 128)
- return std::make_pair(0U, ARM::QPRRegisterClass);
+ return Pair(0U, ARM::QPRRegisterClass);
break;
}
}
OpenPOWER on IntegriCloud