diff options
| author | Sanjay Patel <spatel@rotateright.com> | 2015-09-01 14:35:05 +0000 |
|---|---|---|
| committer | Sanjay Patel <spatel@rotateright.com> | 2015-09-01 14:35:05 +0000 |
| commit | c41355884258ad19fecfe2e1416863eaea62bb83 (patch) | |
| tree | ffcf0fcb45b5a358c07d5cd57c8c97ff6a794f3b | |
| parent | 6a4a210126264ad0f947c4ca5361e8530bf4e877 (diff) | |
| download | bcm5719-llvm-c41355884258ad19fecfe2e1416863eaea62bb83.tar.gz bcm5719-llvm-c41355884258ad19fecfe2e1416863eaea62bb83.zip | |
use CHECK-LABEL for more precision
llvm-svn: 246547
| -rw-r--r-- | llvm/test/CodeGen/X86/MergeConsecutiveStores.ll | 14 |
1 files changed, 7 insertions, 7 deletions
diff --git a/llvm/test/CodeGen/X86/MergeConsecutiveStores.ll b/llvm/test/CodeGen/X86/MergeConsecutiveStores.ll index 7aed41dd9fc..c25fdf5631a 100644 --- a/llvm/test/CodeGen/X86/MergeConsecutiveStores.ll +++ b/llvm/test/CodeGen/X86/MergeConsecutiveStores.ll @@ -4,7 +4,7 @@ %struct.A = type { i8, i8, i8, i8, i8, i8, i8, i8 } %struct.B = type { i32, i32, i32, i32, i32, i32, i32, i32 } -; CHECK: merge_const_store +; CHECK-LABEL: merge_const_store: ; save 1,2,3 ... as one big integer. ; CHECK: movabsq $578437695752307201 ; CHECK: ret @@ -39,7 +39,7 @@ define void @merge_const_store(i32 %count, %struct.A* nocapture %p) nounwind uwt } ; No vectors because we use noimplicitfloat -; CHECK: merge_const_store_no_vec +; CHECK-LABEL: merge_const_store_no_vec: ; CHECK-NOT: vmovups ; CHECK: ret define void @merge_const_store_no_vec(i32 %count, %struct.B* nocapture %p) noimplicitfloat{ @@ -73,7 +73,7 @@ define void @merge_const_store_no_vec(i32 %count, %struct.B* nocapture %p) noimp } ; Move the constants using a single vector store. -; CHECK: merge_const_store_vec +; CHECK-LABEL: merge_const_store_vec: ; CHECK: vmovups ; CHECK: ret define void @merge_const_store_vec(i32 %count, %struct.B* nocapture %p) nounwind uwtable noinline ssp { @@ -107,7 +107,7 @@ define void @merge_const_store_vec(i32 %count, %struct.B* nocapture %p) nounwind } ; Move the first 4 constants as a single vector. Move the rest as scalars. -; CHECK: merge_nonconst_store +; CHECK-LABEL: merge_nonconst_store: ; CHECK: movl $67305985 ; CHECK: movb ; CHECK: movb @@ -332,7 +332,7 @@ block4: ; preds = %4, %.lr.ph ; Make sure that we merge the consecutive load/store sequence below and use a ; word (16 bit) instead of a byte copy. -; CHECK: MergeLoadStoreBaseIndexOffset +; CHECK-LABEL: MergeLoadStoreBaseIndexOffset: ; CHECK: movw (%{{.*}},%{{.*}}), [[REG:%[a-z]+]] ; CHECK: movw [[REG]], (%{{.*}}) define void @MergeLoadStoreBaseIndexOffset(i64* %a, i8* %b, i8* %c, i32 %n) { @@ -364,7 +364,7 @@ define void @MergeLoadStoreBaseIndexOffset(i64* %a, i8* %b, i8* %c, i32 %n) { ; Make sure that we merge the consecutive load/store sequence below and use a ; word (16 bit) instead of a byte copy even if there are intermediate sign ; extensions. -; CHECK: MergeLoadStoreBaseIndexOffsetSext +; CHECK-LABEL: MergeLoadStoreBaseIndexOffsetSext: ; CHECK: movw (%{{.*}},%{{.*}}), [[REG:%[a-z]+]] ; CHECK: movw [[REG]], (%{{.*}}) define void @MergeLoadStoreBaseIndexOffsetSext(i8* %a, i8* %b, i8* %c, i32 %n) { @@ -396,7 +396,7 @@ define void @MergeLoadStoreBaseIndexOffsetSext(i8* %a, i8* %b, i8* %c, i32 %n) { ; However, we can only merge ignore sign extensions when they are on all memory ; computations; -; CHECK: loadStoreBaseIndexOffsetSextNoSex +; CHECK-LABEL: loadStoreBaseIndexOffsetSextNoSex: ; CHECK-NOT: movw (%{{.*}},%{{.*}}), [[REG:%[a-z]+]] ; CHECK-NOT: movw [[REG]], (%{{.*}}) define void @loadStoreBaseIndexOffsetSextNoSex(i8* %a, i8* %b, i8* %c, i32 %n) { |
