summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorRichard Pennington <rich@pennware.com>2009-09-08 12:47:30 +0000
committerRichard Pennington <rich@pennware.com>2009-09-08 12:47:30 +0000
commitbd1fc360024d0ea19845884d68a766f032c79f27 (patch)
treea78ee0dbba7d14b4fcc42a735c32b3fbf602ea13
parent51ae4a23dacd5e93d25bf307b528c197fb5572a1 (diff)
downloadbcm5719-llvm-bd1fc360024d0ea19845884d68a766f032c79f27.tar.gz
bcm5719-llvm-bd1fc360024d0ea19845884d68a766f032c79f27.zip
Add source debug information to the Sparc code generator.
llvm-svn: 81215
-rw-r--r--llvm/lib/Target/Sparc/AsmPrinter/SparcAsmPrinter.cpp5
-rw-r--r--llvm/lib/Target/Sparc/SparcMCAsmInfo.cpp3
-rw-r--r--llvm/lib/Target/Sparc/SparcRegisterInfo.cpp9
3 files changed, 11 insertions, 6 deletions
diff --git a/llvm/lib/Target/Sparc/AsmPrinter/SparcAsmPrinter.cpp b/llvm/lib/Target/Sparc/AsmPrinter/SparcAsmPrinter.cpp
index b94b71800b6..e608f7ec37a 100644
--- a/llvm/lib/Target/Sparc/AsmPrinter/SparcAsmPrinter.cpp
+++ b/llvm/lib/Target/Sparc/AsmPrinter/SparcAsmPrinter.cpp
@@ -104,6 +104,8 @@ bool SparcAsmPrinter::runOnMachineFunction(MachineFunction &MF) {
O << "\t.type\t" << CurrentFnName << ", #function\n";
O << CurrentFnName << ":\n";
+ // Emit pre-function debug information.
+ DW->BeginFunction(&MF);
// Number each basic block so that we can consistently refer to them
// in PC-relative references.
@@ -130,6 +132,9 @@ bool SparcAsmPrinter::runOnMachineFunction(MachineFunction &MF) {
}
}
+ // Emit post-function debug information.
+ DW->EndFunction(&MF);
+
// We didn't modify anything.
return false;
}
diff --git a/llvm/lib/Target/Sparc/SparcMCAsmInfo.cpp b/llvm/lib/Target/Sparc/SparcMCAsmInfo.cpp
index c45d124a1c6..b67537c1788 100644
--- a/llvm/lib/Target/Sparc/SparcMCAsmInfo.cpp
+++ b/llvm/lib/Target/Sparc/SparcMCAsmInfo.cpp
@@ -22,6 +22,9 @@ SparcELFMCAsmInfo::SparcELFMCAsmInfo(const Target &T, const StringRef &TT) {
ZeroDirective = "\t.skip\t";
CommentString = "!";
COMMDirectiveTakesAlignment = true;
+ HasLEB128 = true;
+ AbsoluteDebugSectionOffsets = true;
+ SupportsDebugInformation = true;
SunStyleELFSectionSwitchSyntax = true;
UsesELFSectionDirectiveForBSS = true;
diff --git a/llvm/lib/Target/Sparc/SparcRegisterInfo.cpp b/llvm/lib/Target/Sparc/SparcRegisterInfo.cpp
index 2acce3d15b7..a99592f3d8e 100644
--- a/llvm/lib/Target/Sparc/SparcRegisterInfo.cpp
+++ b/llvm/lib/Target/Sparc/SparcRegisterInfo.cpp
@@ -169,13 +169,11 @@ void SparcRegisterInfo::emitEpilogue(MachineFunction &MF,
}
unsigned SparcRegisterInfo::getRARegister() const {
- llvm_unreachable("What is the return address register");
- return 0;
+ return SP::I7;
}
unsigned SparcRegisterInfo::getFrameRegister(MachineFunction &MF) const {
- llvm_unreachable("What is the frame register");
- return SP::G1;
+ return SP::I6;
}
unsigned SparcRegisterInfo::getEHExceptionRegister() const {
@@ -189,8 +187,7 @@ unsigned SparcRegisterInfo::getEHHandlerRegister() const {
}
int SparcRegisterInfo::getDwarfRegNum(unsigned RegNum, bool isEH) const {
- llvm_unreachable("What is the dwarf register number");
- return -1;
+ return SparcGenRegisterInfo::getDwarfRegNumFull(RegNum, 0);
}
#include "SparcGenRegisterInfo.inc"
OpenPOWER on IntegriCloud