diff options
| author | Nadav Rotem <nadav.rotem@intel.com> | 2011-09-21 14:34:38 +0000 |
|---|---|---|
| committer | Nadav Rotem <nadav.rotem@intel.com> | 2011-09-21 14:34:38 +0000 |
| commit | bc9ba301580f24cbddd312f9d715e29d80ff7673 (patch) | |
| tree | 1ba3d6b79e6be759bfbe1d23b4f66605438fb8ad | |
| parent | 1d9bdaa24dabcdecf211532cb62436d753a46fab (diff) | |
| download | bcm5719-llvm-bc9ba301580f24cbddd312f9d715e29d80ff7673.tar.gz bcm5719-llvm-bc9ba301580f24cbddd312f9d715e29d80ff7673.zip | |
[VECTOR-SELECT] Address one of the bugs in pr10902.
Vector SetCC result types need to be type-legalized.
This code worked before because scalar result types are known to be legal.
llvm-svn: 140249
| -rw-r--r-- | llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp | 2 | ||||
| -rw-r--r-- | llvm/test/CodeGen/X86/2011-09-21-setcc-bug.ll | 15 |
2 files changed, 17 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp b/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp index 27b87e9277b..a3c926c3fac 100644 --- a/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp +++ b/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp @@ -500,6 +500,8 @@ SDValue DAGTypeLegalizer::PromoteIntRes_SELECT_CC(SDNode *N) { SDValue DAGTypeLegalizer::PromoteIntRes_SETCC(SDNode *N) { EVT SVT = TLI.getSetCCResultType(N->getOperand(0).getValueType()); + // Vector setcc result types need to be leglized. + SVT = TLI.getTypeToTransformTo(*DAG.getContext(), SVT); DebugLoc dl = N->getDebugLoc(); assert(SVT.isVector() == N->getOperand(0).getValueType().isVector() && diff --git a/llvm/test/CodeGen/X86/2011-09-21-setcc-bug.ll b/llvm/test/CodeGen/X86/2011-09-21-setcc-bug.ll new file mode 100644 index 00000000000..60cc5879fc4 --- /dev/null +++ b/llvm/test/CodeGen/X86/2011-09-21-setcc-bug.ll @@ -0,0 +1,15 @@ +; RUN: llc < %s -march=x86-64 -mcpu=corei7 -promote-elements -mattr=+sse41 + +; Make sure we are not crashing on this code. + +define void @load_4_i8(<4 x i8>* %k, <4 x i8>* %y, <4 x double>* %A1, <4 x double>* %A0) { + %A = load <4 x i8>* %k + %B = load <4 x i8>* %y + %C = load <4 x double>* %A0 + %D= load <4 x double>* %A1 + %M = icmp uge <4 x i8> %A, %B + %T = select <4 x i1> %M, <4 x double> %C, <4 x double> %D + store <4 x double> %T, <4 x double>* undef + ret void +} + |
