summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2009-07-08 00:05:05 +0000
committerEvan Cheng <evan.cheng@apple.com>2009-07-08 00:05:05 +0000
commitb61e3a83ee6437020f78f7c7eafd2202246db448 (patch)
tree399f1e948a51dbd0f06fc295924115eece14ae1d
parentabd6813ff9711818cde46efecfd7e0d7cc82e013 (diff)
downloadbcm5719-llvm-b61e3a83ee6437020f78f7c7eafd2202246db448.tar.gz
bcm5719-llvm-b61e3a83ee6437020f78f7c7eafd2202246db448.zip
Add a todo.
llvm-svn: 74976
-rw-r--r--llvm/lib/Target/ARM/ARMCodeEmitter.cpp3
-rw-r--r--llvm/lib/Target/ARM/README-Thumb2.txt7
2 files changed, 9 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMCodeEmitter.cpp b/llvm/lib/Target/ARM/ARMCodeEmitter.cpp
index c10f2dfb641..da7e85e5d06 100644
--- a/llvm/lib/Target/ARM/ARMCodeEmitter.cpp
+++ b/llvm/lib/Target/ARM/ARMCodeEmitter.cpp
@@ -1165,7 +1165,8 @@ void Emitter<CodeEmitter>::emitMiscBranchInstruction(const MachineInstr &MI) {
emitDataProcessingInstruction(MI, ARM::PC);
// Then emit the inline jump table.
- unsigned JTIndex = (TID.Opcode == ARM::BR_JTr || TID.Opcode == ARM::t2BR_JTr)
+ unsigned JTIndex =
+ (TID.Opcode == ARM::BR_JTr || TID.Opcode == ARM::t2BR_JTr)
? MI.getOperand(1).getIndex() : MI.getOperand(2).getIndex();
emitInlineJumpTable(JTIndex);
return;
diff --git a/llvm/lib/Target/ARM/README-Thumb2.txt b/llvm/lib/Target/ARM/README-Thumb2.txt
new file mode 100644
index 00000000000..810490b094b
--- /dev/null
+++ b/llvm/lib/Target/ARM/README-Thumb2.txt
@@ -0,0 +1,7 @@
+//===---------------------------------------------------------------------===//
+// Random ideas for the ARM backend (Thumb2 specific).
+//===---------------------------------------------------------------------===//
+
+* We should model IT instructions explicitly. We should introduce them (even if
+ if-converter is not run, the function could still contain movcc's) before
+ PEI since passes starting from PEI may require exact code size.
OpenPOWER on IntegriCloud