diff options
author | Craig Topper <craig.topper@intel.com> | 2018-01-26 07:15:16 +0000 |
---|---|---|
committer | Craig Topper <craig.topper@intel.com> | 2018-01-26 07:15:16 +0000 |
commit | ad8ce0b8008fcd52804f23e17b91043d26d43263 (patch) | |
tree | 643301aeb47e9be618eecff60e2637fcb5dfe4e1 | |
parent | 25a37a894e17d3c05b5bff75e3fa91fb61dc0c6f (diff) | |
download | bcm5719-llvm-ad8ce0b8008fcd52804f23e17b91043d26d43263.tar.gz bcm5719-llvm-ad8ce0b8008fcd52804f23e17b91043d26d43263.zip |
[X86] Remove some dead code from LowerVSETCC. NFC
This code was added in r321967, but ultimately I fixed the issue in the legalizer and this code was no longer required.
llvm-svn: 323500
-rw-r--r-- | llvm/lib/Target/X86/X86ISelLowering.cpp | 13 |
1 files changed, 0 insertions, 13 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp index 9a713d417b8..9f7cbb78664 100644 --- a/llvm/lib/Target/X86/X86ISelLowering.cpp +++ b/llvm/lib/Target/X86/X86ISelLowering.cpp @@ -17851,19 +17851,6 @@ static SDValue LowerVSETCC(SDValue Op, const X86Subtarget &Subtarget, assert(EltVT == MVT::f32 || EltVT == MVT::f64); #endif - // Custom widen MVT::v2f32 to prevent the default widening - // from getting a result type of v4i32, extracting it to v2i32 and then - // trying to sign extend that to v2i1. - if (VT == MVT::v2i1 && Op1.getValueType() == MVT::v2f32) { - Op0 = DAG.getNode(ISD::CONCAT_VECTORS, dl, MVT::v4f32, Op0, - DAG.getUNDEF(MVT::v2f32)); - Op1 = DAG.getNode(ISD::CONCAT_VECTORS, dl, MVT::v4f32, Op1, - DAG.getUNDEF(MVT::v2f32)); - SDValue NewOp = DAG.getNode(ISD::SETCC, dl, MVT::v4i1, Op0, Op1, CC); - return DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, MVT::v2i1, NewOp, - DAG.getIntPtrConstant(0, dl)); - } - unsigned Opc; if (Subtarget.hasAVX512() && VT.getVectorElementType() == MVT::i1) { assert(VT.getVectorNumElements() <= 16); |