summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@gmail.com>2014-11-20 05:22:35 +0000
committerCraig Topper <craig.topper@gmail.com>2014-11-20 05:22:35 +0000
commitab22b9fcd0a554f98ab3af3580cf4c95dd7c97a8 (patch)
tree281c09cb6a29bd9a1a5aa29fb870426fb291400a
parent8c7894b670224e0a883474c97e72972f4f1fe603 (diff)
downloadbcm5719-llvm-ab22b9fcd0a554f98ab3af3580cf4c95dd7c97a8.tar.gz
bcm5719-llvm-ab22b9fcd0a554f98ab3af3580cf4c95dd7c97a8.zip
Remove unnecessary extra spaces from tablegen register info output.
llvm-svn: 222411
-rw-r--r--llvm/utils/TableGen/RegisterInfoEmitter.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/utils/TableGen/RegisterInfoEmitter.cpp b/llvm/utils/TableGen/RegisterInfoEmitter.cpp
index a9627e93f64..79d08a9d002 100644
--- a/llvm/utils/TableGen/RegisterInfoEmitter.cpp
+++ b/llvm/utils/TableGen/RegisterInfoEmitter.cpp
@@ -946,7 +946,7 @@ RegisterInfoEmitter::runMCDesc(raw_ostream &OS, CodeGenTarget &Target,
<< TargetName << "SubRegIdxLists, "
<< (SubRegIndices.size() + 1) << ",\n"
<< TargetName << "SubRegIdxRanges, "
- << " " << TargetName << "RegEncodingTable);\n\n";
+ << TargetName << "RegEncodingTable);\n\n";
EmitRegMapping(OS, Regs, false);
OpenPOWER on IntegriCloud