summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorNick Lewycky <nicholas@mxc.ca>2014-08-23 00:45:03 +0000
committerNick Lewycky <nicholas@mxc.ca>2014-08-23 00:45:03 +0000
commita4967c2740e06c7f969095c609e2d7ea577dfcc2 (patch)
tree9243485d716ee031b70675fb34500da867b92502
parent7ec1a318ff6b86f3c06a24dc933cb1d33b187ba1 (diff)
downloadbcm5719-llvm-a4967c2740e06c7f969095c609e2d7ea577dfcc2.tar.gz
bcm5719-llvm-a4967c2740e06c7f969095c609e2d7ea577dfcc2.zip
Revert r215611 because it caused the infinite loop in bug 20736. There is a reduced testcase in that bug.
llvm-svn: 216307
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp2
-rw-r--r--llvm/test/CodeGen/X86/vector-shuffle-128-v16.ll5
2 files changed, 5 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp b/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
index ed3f770afec..00d9ba071ef 100644
--- a/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
@@ -156,8 +156,6 @@ public:
// Node replacement helpers
void ReplacedNode(SDNode *N) {
LegalizedNodes.erase(N);
- if (UpdatedNodes)
- UpdatedNodes->insert(N);
}
void ReplaceNode(SDNode *Old, SDNode *New) {
DEBUG(dbgs() << " ... replacing: "; Old->dump(&DAG);
diff --git a/llvm/test/CodeGen/X86/vector-shuffle-128-v16.ll b/llvm/test/CodeGen/X86/vector-shuffle-128-v16.ll
index 6f49a03cb8b..7868081553c 100644
--- a/llvm/test/CodeGen/X86/vector-shuffle-128-v16.ll
+++ b/llvm/test/CodeGen/X86/vector-shuffle-128-v16.ll
@@ -1,6 +1,11 @@
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -x86-experimental-vector-shuffle-lowering | FileCheck %s --check-prefix=ALL --check-prefix=SSE2
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -mattr=+ssse3 -x86-experimental-vector-shuffle-lowering | FileCheck %s --check-prefix=ALL --check-prefix=SSSE3
+; XFAIL: *
+; Only @stress_test0 is expected to fail, but XFAIL is not that selective. I
+; expect this to be unxfailed soon enough that we won't regress the other tests
+; in the interim.
+
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-unknown"
OpenPOWER on IntegriCloud