diff options
| author | Simon Pilgrim <llvm-dev@redking.me.uk> | 2019-05-03 10:32:07 +0000 |
|---|---|---|
| committer | Simon Pilgrim <llvm-dev@redking.me.uk> | 2019-05-03 10:32:07 +0000 |
| commit | a359ef192b13a6b443807c49b0a4c8c6c663d08b (patch) | |
| tree | 8452f797776088f22f50cffe4038934bc20c21dc | |
| parent | 9c20156de39b377190d7a91783d61877b303fe35 (diff) | |
| download | bcm5719-llvm-a359ef192b13a6b443807c49b0a4c8c6c663d08b.tar.gz bcm5719-llvm-a359ef192b13a6b443807c49b0a4c8c6c663d08b.zip | |
[X86] LowerMULH - remove unused Lo/Hi vector indices. NFCI.
Leftover from before we had the extract128BitVector helpers.
llvm-svn: 359871
| -rw-r--r-- | llvm/lib/Target/X86/X86ISelLowering.cpp | 7 |
1 files changed, 2 insertions, 5 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp index b89d47844de..0ec50ffc86a 100644 --- a/llvm/lib/Target/X86/X86ISelLowering.cpp +++ b/llvm/lib/Target/X86/X86ISelLowering.cpp @@ -24459,9 +24459,6 @@ static SDValue LowerMULH(SDValue Op, const X86Subtarget &Subtarget, // Signed AVX2 implementation - extend xmm subvectors to ymm. if (VT == MVT::v32i8 && IsSigned) { - SDValue Lo = DAG.getIntPtrConstant(0, dl); - SDValue Hi = DAG.getIntPtrConstant(NumElts / 2, dl); - MVT ExVT = MVT::v16i16; SDValue ALo = extract128BitVector(A, 0, DAG, dl); SDValue BLo = extract128BitVector(B, 0, DAG, dl); @@ -24471,8 +24468,8 @@ static SDValue LowerMULH(SDValue Op, const X86Subtarget &Subtarget, BLo = DAG.getNode(ExAVX, dl, ExVT, BLo); AHi = DAG.getNode(ExAVX, dl, ExVT, AHi); BHi = DAG.getNode(ExAVX, dl, ExVT, BHi); - Lo = DAG.getNode(ISD::MUL, dl, ExVT, ALo, BLo); - Hi = DAG.getNode(ISD::MUL, dl, ExVT, AHi, BHi); + SDValue Lo = DAG.getNode(ISD::MUL, dl, ExVT, ALo, BLo); + SDValue Hi = DAG.getNode(ISD::MUL, dl, ExVT, AHi, BHi); Lo = getTargetVShiftByConstNode(X86ISD::VSRLI, dl, ExVT, Lo, 8, DAG); Hi = getTargetVShiftByConstNode(X86ISD::VSRLI, dl, ExVT, Hi, 8, DAG); |
