summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@gmail.com>2016-05-10 05:28:02 +0000
committerCraig Topper <craig.topper@gmail.com>2016-05-10 05:28:02 +0000
commit9f8e50cdb4461c76c908e4906b271985d0b14c94 (patch)
treec03fdf299356a0b5f637326ecb691cd5eb15de49
parent3fef1de785bc0554b22259ec8041f34d01365900 (diff)
downloadbcm5719-llvm-9f8e50cdb4461c76c908e4906b271985d0b14c94.tar.gz
bcm5719-llvm-9f8e50cdb4461c76c908e4906b271985d0b14c94.zip
[X86] Add ZMM registers to the X86_INTR calling convention preserved mask when AVX512 is enabled.
llvm-svn: 269018
-rw-r--r--llvm/lib/Target/X86/X86RegisterInfo.cpp2
1 files changed, 2 insertions, 0 deletions
diff --git a/llvm/lib/Target/X86/X86RegisterInfo.cpp b/llvm/lib/Target/X86/X86RegisterInfo.cpp
index 7b1059ee32d..9ecf5e51b1d 100644
--- a/llvm/lib/Target/X86/X86RegisterInfo.cpp
+++ b/llvm/lib/Target/X86/X86RegisterInfo.cpp
@@ -385,6 +385,8 @@ X86RegisterInfo::getCallPreservedMask(const MachineFunction &MF,
return CSR_64_RegMask;
case CallingConv::X86_INTR:
if (Is64Bit) {
+ if (HasAVX512)
+ return CSR_64_AllRegs_AVX512_RegMask;
if (HasAVX)
return CSR_64_AllRegs_AVX_RegMask;
else
OpenPOWER on IntegriCloud