summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorVolkan Keles <vkeles@apple.com>2019-06-07 20:19:27 +0000
committerVolkan Keles <vkeles@apple.com>2019-06-07 20:19:27 +0000
commit97204a6788a501ed156182d1c108da4ab3440f92 (patch)
tree37a39d88e438edf9193f76ee1f2761044d65fb1a
parent7ddd694d3684aba30a6f2b49a54aea0f58b6d835 (diff)
downloadbcm5719-llvm-97204a6788a501ed156182d1c108da4ab3440f92.tar.gz
bcm5719-llvm-97204a6788a501ed156182d1c108da4ab3440f92.zip
[GlobalISel] IRTranslator: Translate the intrinsics ignored by CodeGen
Summary: Translate `llvm.assume`, `llvm.var.annotation` and `llvm.sideeffect` to nothing as they have no effect on CodeGen. Reviewers: qcolombet, aditya_nandakumar, dsanders, paquette, aemerson, arsenm Reviewed By: arsenm Subscribers: hiraditya, wdng, rovka, kristof.beyls, javed.absar, Petar.Avramovic, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D63022 llvm-svn: 362834
-rw-r--r--llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp5
-rw-r--r--llvm/test/CodeGen/AArch64/GlobalISel/arm64-irtranslator.ll27
2 files changed, 32 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp b/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
index b1a53c54024..bde5ccc4f66 100644
--- a/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
+++ b/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
@@ -1108,6 +1108,11 @@ bool IRTranslator::translateKnownIntrinsic(const CallInst &CI, Intrinsic::ID ID,
}
case Intrinsic::invariant_end:
return true;
+ case Intrinsic::assume:
+ case Intrinsic::var_annotation:
+ case Intrinsic::sideeffect:
+ // Discard annotate attributes, assumptions, and artificial side-effects.
+ return true;
}
return false;
}
diff --git a/llvm/test/CodeGen/AArch64/GlobalISel/arm64-irtranslator.ll b/llvm/test/CodeGen/AArch64/GlobalISel/arm64-irtranslator.ll
index e7d1e0f5665..3758df29c3b 100644
--- a/llvm/test/CodeGen/AArch64/GlobalISel/arm64-irtranslator.ll
+++ b/llvm/test/CodeGen/AArch64/GlobalISel/arm64-irtranslator.ll
@@ -2390,3 +2390,30 @@ define float @test_rint_f32(float %x) {
%y = call float @llvm.rint.f32(float %x)
ret float %y
}
+
+declare void @llvm.assume(i1)
+define void @test_assume(i1 %x) {
+ ; CHECK-LABEL: name: test_assume
+ ; CHECK-NOT: llvm.assume
+ ; CHECK: RET_ReallyLR
+ call void @llvm.assume(i1 %x)
+ ret void
+}
+
+declare void @llvm.sideeffect()
+define void @test_sideeffect() {
+ ; CHECK-LABEL: name: test_sideeffect
+ ; CHECK-NOT: llvm.sideeffect
+ ; CHECK: RET_ReallyLR
+ call void @llvm.sideeffect()
+ ret void
+}
+
+declare void @llvm.var.annotation(i8*, i8*, i8*, i32)
+define void @test_var_annotation(i8*, i8*, i8*, i32) {
+ ; CHECK-LABEL: name: test_var_annotation
+ ; CHECK-NOT: llvm.var.annotation
+ ; CHECK: RET_ReallyLR
+ call void @llvm.var.annotation(i8* %0, i8* %1, i8* %2, i32 %3)
+ ret void
+}
OpenPOWER on IntegriCloud