summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSirish Pande <spande@codeaurora.org>2012-05-11 20:00:34 +0000
committerSirish Pande <spande@codeaurora.org>2012-05-11 20:00:34 +0000
commit95d0117bb3d5fb6061dbb36c507ef43141c60e44 (patch)
treea731098ae2c3492303c2867f6ad93494067df87a
parent1367e49f6b990b2c7970b0391c6e7440195de868 (diff)
downloadbcm5719-llvm-95d0117bb3d5fb6061dbb36c507ef43141c60e44.tar.gz
bcm5719-llvm-95d0117bb3d5fb6061dbb36c507ef43141c60e44.zip
Remove warnings from HexagonVLIWPacketizer.
llvm-svn: 156636
-rw-r--r--llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp6
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp b/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp
index fa1a969ea87..e7bdc9cd9dd 100644
--- a/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp
+++ b/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp
@@ -3295,9 +3295,9 @@ bool HexagonPacketizerList::CanPromoteToNewValueStore( MachineInstr *MI,
// Check to make sure that they both will have their predicates
// evaluate identically
- unsigned predRegNumSrc;
- unsigned predRegNumDst;
- const TargetRegisterClass* predRegClass;
+ unsigned predRegNumSrc = 0;
+ unsigned predRegNumDst = 0;
+ const TargetRegisterClass* predRegClass = NULL;
// Get predicate register used in the source instruction
for(unsigned opNum = 0; opNum < PacketMI->getNumOperands(); opNum++) {
OpenPOWER on IntegriCloud