diff options
| author | Jakob Stoklund Olesen <stoklund@2pi.dk> | 2010-07-14 23:58:21 +0000 |
|---|---|---|
| committer | Jakob Stoklund Olesen <stoklund@2pi.dk> | 2010-07-14 23:58:21 +0000 |
| commit | 8b1bb8cfbdbeb8d05f83aa4bf1c652622bd1e243 (patch) | |
| tree | 6770764938ca658168c70040430eb5675e2f9ea5 | |
| parent | 0b9aafddc54bbc5a65a4612a659e80414db4540a (diff) | |
| download | bcm5719-llvm-8b1bb8cfbdbeb8d05f83aa4bf1c652622bd1e243.tar.gz bcm5719-llvm-8b1bb8cfbdbeb8d05f83aa4bf1c652622bd1e243.zip | |
Last COPY conversion.
llvm-svn: 108387
| -rw-r--r-- | llvm/lib/Target/X86/X86FastISel.cpp | 5 |
1 files changed, 2 insertions, 3 deletions
diff --git a/llvm/lib/Target/X86/X86FastISel.cpp b/llvm/lib/Target/X86/X86FastISel.cpp index f9eb82c8bc1..ce1370763b7 100644 --- a/llvm/lib/Target/X86/X86FastISel.cpp +++ b/llvm/lib/Target/X86/X86FastISel.cpp @@ -1279,12 +1279,11 @@ bool X86FastISel::X86SelectTrunc(const Instruction *I) { return false; // First issue a copy to GR16_ABCD or GR32_ABCD. - unsigned CopyOpc = (SrcVT == MVT::i16) ? X86::MOV16rr : X86::MOV32rr; const TargetRegisterClass *CopyRC = (SrcVT == MVT::i16) ? X86::GR16_ABCDRegisterClass : X86::GR32_ABCDRegisterClass; unsigned CopyReg = createResultReg(CopyRC); - BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, TII.get(CopyOpc), CopyReg) - .addReg(InputReg); + BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, TII.get(TargetOpcode::COPY), + CopyReg).addReg(InputReg); // Then issue an extract_subreg. unsigned ResultReg = FastEmitInst_extractsubreg(MVT::i8, |
