summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@gmail.com>2015-10-21 17:26:45 +0000
committerCraig Topper <craig.topper@gmail.com>2015-10-21 17:26:45 +0000
commit896c267544fb8731102beca8b3a4d9a1030ba53b (patch)
treeaf57956ad88f0e7b3aab57626902c2d666da24f4
parent557001d1c774d45ccb42276df050bb589861f6e2 (diff)
downloadbcm5719-llvm-896c267544fb8731102beca8b3a4d9a1030ba53b.tar.gz
bcm5719-llvm-896c267544fb8731102beca8b3a4d9a1030ba53b.zip
[X86] Add AMD mwaitx, monitorx, and clzero instructions to the assembly parser and disassembler.
llvm-svn: 250911
-rw-r--r--llvm/lib/Target/X86/X86InstrInfo.td26
-rw-r--r--llvm/test/MC/X86/x86-32-coverage.s20
-rw-r--r--llvm/test/MC/X86/x86-64.s16
3 files changed, 62 insertions, 0 deletions
diff --git a/llvm/lib/Target/X86/X86InstrInfo.td b/llvm/lib/Target/X86/X86InstrInfo.td
index 2db827ea582..9bf0d6d3ffa 100644
--- a/llvm/lib/Target/X86/X86InstrInfo.td
+++ b/llvm/lib/Target/X86/X86InstrInfo.td
@@ -2402,6 +2402,32 @@ defm TZMSK : tbm_binary_intr<0x01, "tzmsk", MRM4r, MRM4m>;
} // HasTBM, EFLAGS
//===----------------------------------------------------------------------===//
+// MONITORX/MWAITX Instructions
+//
+let SchedRW = [WriteSystem] in {
+let Uses = [EAX, ECX, EDX] in
+def MONITORXrrr : I<0x01, MRM_FA, (outs), (ins), "monitorx", [],
+ IIC_SSE_MONITOR>, TB;
+let Uses = [ECX, EAX, EBX] in
+def MWAITXrr : I<0x01, MRM_FB, (outs), (ins), "mwaitx", [], IIC_SSE_MWAIT>,
+ TB;
+} // SchedRW
+
+def : InstAlias<"mwaitx\t{%eax, %ecx, %ebx|ebx, ecx, eax}", (MWAITXrr)>, Requires<[Not64BitMode]>;
+def : InstAlias<"mwaitx\t{%rax, %rcx, %rbx|rbx, rcx, rax}", (MWAITXrr)>, Requires<[In64BitMode]>;
+
+def : InstAlias<"monitorx\t{%eax, %ecx, %edx|edx, ecx, eax}", (MONITORXrrr)>,
+ Requires<[Not64BitMode]>;
+def : InstAlias<"monitorx\t{%rax, %rcx, %rdx|rdx, rcx, rax}", (MONITORXrrr)>,
+ Requires<[In64BitMode]>;
+
+//===----------------------------------------------------------------------===//
+// CLZERO Instruction
+//
+let Uses = [EAX] in
+def CLZEROr : I<0x01, MRM_FC, (outs), (ins), "clzero", []>, TB;
+
+//===----------------------------------------------------------------------===//
// Pattern fragments to auto generate TBM instructions.
//===----------------------------------------------------------------------===//
diff --git a/llvm/test/MC/X86/x86-32-coverage.s b/llvm/test/MC/X86/x86-32-coverage.s
index e14031d67f1..10a1288bd57 100644
--- a/llvm/test/MC/X86/x86-32-coverage.s
+++ b/llvm/test/MC/X86/x86-32-coverage.s
@@ -10742,3 +10742,23 @@ btcq $4, (%eax)
// CHECK: getsec
// CHECK: encoding: [0x0f,0x37]
getsec
+
+// CHECK: monitorx
+// CHECK: encoding: [0x0f,0x01,0xfa]
+ monitorx
+
+// CHECK: monitorx
+// CHECK: encoding: [0x0f,0x01,0xfa]
+ monitorx %eax, %ecx, %edx
+
+// CHECK: mwaitx
+// CHECK: encoding: [0x0f,0x01,0xfb]
+ mwaitx
+
+// CHECK: mwaitx
+// CHECK: encoding: [0x0f,0x01,0xfb]
+ mwaitx %eax, %ecx, %ebx
+
+// CHECK: clzero
+// CHECK: encoding: [0x0f,0x01,0xfc]
+ clzero
diff --git a/llvm/test/MC/X86/x86-64.s b/llvm/test/MC/X86/x86-64.s
index 096e90039ab..d49e7b3fc24 100644
--- a/llvm/test/MC/X86/x86-64.s
+++ b/llvm/test/MC/X86/x86-64.s
@@ -1392,3 +1392,19 @@ vmovq %xmm0, %rax
// CHECK: seto 3735928559(%r10,%r9,8)
// CHECK: encoding: [0x43,0x0f,0x90,0x84,0xca,0xef,0xbe,0xad,0xde]
seto 0xdeadbeef(%r10,%r9,8)
+
+// CHECK: monitorx
+// CHECK: encoding: [0x0f,0x01,0xfa]
+ monitorx
+
+// CHECK: monitorx
+// CHECK: encoding: [0x0f,0x01,0xfa]
+ monitorx %rax, %rcx, %rdx
+
+// CHECK: mwaitx
+// CHECK: encoding: [0x0f,0x01,0xfb]
+ mwaitx
+
+// CHECK: mwaitx
+// CHECK: encoding: [0x0f,0x01,0xfb]
+ mwaitx %rax, %rcx, %rbx
OpenPOWER on IntegriCloud