summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorChad Rosier <mcrosier@codeaurora.org>2016-04-01 17:34:38 +0000
committerChad Rosier <mcrosier@codeaurora.org>2016-04-01 17:34:38 +0000
commit8787a81023434467a2b0b871d5ab9930fa5324bd (patch)
tree635902ade37f72bda921df3cd66abdf14175e081
parent687788c90ec911f095e158880f3127a1a73aaced (diff)
downloadbcm5719-llvm-8787a81023434467a2b0b871d5ab9930fa5324bd.tar.gz
bcm5719-llvm-8787a81023434467a2b0b871d5ab9930fa5324bd.zip
[AArch64] Fix a typo. NFC.
llvm-svn: 265160
-rw-r--r--llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp b/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp
index 576cf4a7416..425ec575762 100644
--- a/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp
+++ b/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp
@@ -100,7 +100,7 @@ bool AArch64DeadRegisterDefinitions::processMachineBasicBlock(
continue;
}
// Don't change the register if there's an implicit def of a subreg or
- // supperreg.
+ // superreg.
if (implicitlyDefinesOverlappingReg(MO.getReg(), MI)) {
DEBUG(dbgs() << " Ignoring, implicitly defines overlap reg.\n");
continue;
OpenPOWER on IntegriCloud