summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@gmail.com>2014-01-05 07:16:04 +0000
committerCraig Topper <craig.topper@gmail.com>2014-01-05 07:16:04 +0000
commit7894e812bbc58e6bb5eae19e9b6a175ff64f00da (patch)
treea37cf07739f2b0b4307eb3e4af06e7f729d3dff0
parentd9e1669d1c34715dabd372cb511f045c2802e2b3 (diff)
downloadbcm5719-llvm-7894e812bbc58e6bb5eae19e9b6a175ff64f00da.tar.gz
bcm5719-llvm-7894e812bbc58e6bb5eae19e9b6a175ff64f00da.zip
Add the other form of movq xmm,xmm for the disassembler.
llvm-svn: 198551
-rw-r--r--llvm/lib/Target/X86/X86InstrSSE.td9
1 files changed, 9 insertions, 0 deletions
diff --git a/llvm/lib/Target/X86/X86InstrSSE.td b/llvm/lib/Target/X86/X86InstrSSE.td
index 0aafaf86de1..5bc8f3330bc 100644
--- a/llvm/lib/Target/X86/X86InstrSSE.td
+++ b/llvm/lib/Target/X86/X86InstrSSE.td
@@ -4876,6 +4876,15 @@ def MOVPQI2QImr : S2I<0xD6, MRMDestMem, (outs), (ins i64mem:$dst, VR128:$src),
IIC_SSE_MOVDQ>;
} // SchedRW
+// For disassembler only
+let isCodeGenOnly = 1, ForceDisassemble = 1, hasSideEffects = 0,
+ SchedRW = [WriteVecLogic] in {
+def VMOVPQI2QIrr : VS2I<0xD6, MRMDestReg, (outs VR128:$dst), (ins VR128:$src),
+ "movq\t{$src, $dst|$dst, $src}", [], IIC_SSE_MOVQ_RR>, VEX;
+def MOVPQI2QIrr : S2I<0xD6, MRMDestReg, (outs VR128:$dst), (ins VR128:$src),
+ "movq\t{$src, $dst|$dst, $src}", [], IIC_SSE_MOVQ_RR>;
+}
+
//===---------------------------------------------------------------------===//
// Store / copy lower 64-bits of a XMM register.
//
OpenPOWER on IntegriCloud