summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorStuart Hastings <stuart@apple.com>2011-04-20 18:09:26 +0000
committerStuart Hastings <stuart@apple.com>2011-04-20 18:09:26 +0000
commit7850af6ea09523d88a52ca3e2e8e586233636519 (patch)
tree4e0be4a429802f085d693a64598945dd8aa0e7f5
parent7f97189b53074931229019dd0a1d19eba9ecdd96 (diff)
downloadbcm5719-llvm-7850af6ea09523d88a52ca3e2e8e586233636519.tar.gz
bcm5719-llvm-7850af6ea09523d88a52ca3e2e8e586233636519.zip
Excise unintended hunk in 129858. <rdar://problem/7662569>
llvm-svn: 129862
-rw-r--r--llvm/lib/Target/ARM/ARMISelLowering.cpp5
1 files changed, 0 insertions, 5 deletions
diff --git a/llvm/lib/Target/ARM/ARMISelLowering.cpp b/llvm/lib/Target/ARM/ARMISelLowering.cpp
index 7def15455f5..50dd4091070 100644
--- a/llvm/lib/Target/ARM/ARMISelLowering.cpp
+++ b/llvm/lib/Target/ARM/ARMISelLowering.cpp
@@ -77,11 +77,6 @@ static const unsigned GPRArgRegs[] = {
ARM::R0, ARM::R1, ARM::R2, ARM::R3
};
-static cl::opt<bool>
-UseDivMod("arm-divmod-libcall", cl::Hidden,
- cl::desc("Use __{u}divmod libcalls for div / rem pairs"),
- cl::init(false));
-
void ARMTargetLowering::addTypeForNEON(EVT VT, EVT PromotedLdStVT,
EVT PromotedBitwiseVT) {
if (VT != PromotedLdStVT) {
OpenPOWER on IntegriCloud