summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJohnny Chen <johnny.chen@apple.com>2011-04-15 22:49:08 +0000
committerJohnny Chen <johnny.chen@apple.com>2011-04-15 22:49:08 +0000
commit761e1e3512ebfc04df979a2185b788bd03f9e2ba (patch)
treeedbbca34da34f599b48b5d7ad3050a8fcb087c42
parent5ac257d738d43768a2ebd88d94555575da9f2f89 (diff)
downloadbcm5719-llvm-761e1e3512ebfc04df979a2185b788bd03f9e2ba.tar.gz
bcm5719-llvm-761e1e3512ebfc04df979a2185b788bd03f9e2ba.zip
A8.6.315 VLD3 (single 3-element structure to all lanes)
The a bit must be encoded as 0. rdar://problem/9292625 llvm-svn: 129618
-rw-r--r--llvm/lib/Target/ARM/Disassembler/ARMDisassemblerCore.cpp6
-rw-r--r--llvm/test/MC/Disassembler/ARM/invalid-VLD3DUPd32_UPD-thumb.txt11
2 files changed, 17 insertions, 0 deletions
diff --git a/llvm/lib/Target/ARM/Disassembler/ARMDisassemblerCore.cpp b/llvm/lib/Target/ARM/Disassembler/ARMDisassemblerCore.cpp
index b7a9a8b5250..942a74b9088 100644
--- a/llvm/lib/Target/ARM/Disassembler/ARMDisassemblerCore.cpp
+++ b/llvm/lib/Target/ARM/Disassembler/ARMDisassemblerCore.cpp
@@ -2683,6 +2683,12 @@ static bool DisassembleNLdSt(MCInst &MI, unsigned Opcode, uint32_t insn,
// Now we can calculate the alignment!
if (a)
alignment = elem * data_size;
+ } else {
+ if (a) {
+ // A8.6.315 VLD3 (single 3-element structure to all lanes)
+ // The a bit must be encoded as 0.
+ return false;
+ }
}
} else {
// Multiple n-element structures with type encoded as Inst{11-8}.
diff --git a/llvm/test/MC/Disassembler/ARM/invalid-VLD3DUPd32_UPD-thumb.txt b/llvm/test/MC/Disassembler/ARM/invalid-VLD3DUPd32_UPD-thumb.txt
new file mode 100644
index 00000000000..5fd02517991
--- /dev/null
+++ b/llvm/test/MC/Disassembler/ARM/invalid-VLD3DUPd32_UPD-thumb.txt
@@ -0,0 +1,11 @@
+# RUN: llvm-mc --disassemble %s -triple=thumb-apple-darwin9 |& grep {invalid instruction encoding}
+
+# Opcode=871 Name=VLD3DUPd32_UPD Format=ARM_FORMAT_NLdSt(30)
+# 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
+# -------------------------------------------------------------------------------------------------
+# | 1: 1: 1: 1| 0: 1: 0: 0| 1: 0: 1: 0| 0: 0: 1: 0| 0: 0: 1: 0| 1: 1: 1: 0| 1: 0: 0: 1| 0: 0: 1: 0|
+# -------------------------------------------------------------------------------------------------
+#
+# A8.6.315 VLD3 (single 3-element structure to all lanes)
+# The a bit must be encoded as 0.
+0xa2 0xf9 0x92 0x2e
OpenPOWER on IntegriCloud