summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorVince Harron <vince@nethacker.com>2015-04-15 10:31:42 +0000
committerVince Harron <vince@nethacker.com>2015-04-15 10:31:42 +0000
commit7343ab44eec14f4531243196fa09acb3a8601c51 (patch)
tree8239d20bc436a3b7604bd968159c7116a8b41e05
parent0bcc4913186cf3aa05db70cb132702dd201a9b44 (diff)
downloadbcm5719-llvm-7343ab44eec14f4531243196fa09acb3a8601c51.tar.gz
bcm5719-llvm-7343ab44eec14f4531243196fa09acb3a8601c51.zip
Exception registers aren't supported outside of Darwin
Updated test to match Differential Revision: http://reviews.llvm.org/D8812 llvm-svn: 234992
-rw-r--r--lldb/test/python_api/lldbutil/iter/TestRegistersIterator.py25
1 files changed, 16 insertions, 9 deletions
diff --git a/lldb/test/python_api/lldbutil/iter/TestRegistersIterator.py b/lldb/test/python_api/lldbutil/iter/TestRegistersIterator.py
index 63016251240..4b55c3154e3 100644
--- a/lldb/test/python_api/lldbutil/iter/TestRegistersIterator.py
+++ b/lldb/test/python_api/lldbutil/iter/TestRegistersIterator.py
@@ -19,7 +19,6 @@ class RegistersIteratorTestCase(TestBase):
self.line1 = line_number('main.cpp', '// Set break point at this line.')
@expectedFailureFreeBSD # llvm.org/pr14600 - Exception state registers not supported on FreeBSD
- @expectedFailureLinux # llvm.org/pr14600 - Exception state registers not supported on Linux
@python_api_test
def test_iter_registers(self):
"""Test iterator works correctly for lldbutil.iter_registers()."""
@@ -68,21 +67,29 @@ class RegistersIteratorTestCase(TestBase):
print "%s => %s" % (reg.GetName(), reg.GetValue())
REGs = lldbutil.get_ESRs(frame)
- num = len(REGs)
- if self.TraceOn():
- print "\nNumber of exception state registers: %d" % num
- for reg in REGs:
- self.assertTrue(reg)
+ if self.platformIsDarwin():
+ num = len(REGs)
if self.TraceOn():
- print "%s => %s" % (reg.GetName(), reg.GetValue())
+ print "\nNumber of exception state registers: %d" % num
+ for reg in REGs:
+ self.assertTrue(reg)
+ if self.TraceOn():
+ print "%s => %s" % (reg.GetName(), reg.GetValue())
+ else:
+ self.assertIsNone(REGs)
# And these should also work.
for kind in ["General Purpose Registers",
- "Floating Point Registers",
- "Exception State Registers"]:
+ "Floating Point Registers"]:
REGs = lldbutil.get_registers(frame, kind)
self.assertTrue(REGs)
+ REGs = lldbutil.get_registers(frame, "Exception State Registers")
+ if self.platformIsDarwin():
+ self.assertIsNotNone(REGs)
+ else:
+ self.assertIsNone(REGs)
+
# We've finished dumping the registers for frame #0.
break
OpenPOWER on IntegriCloud