summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorZhongxing Xu <xuzhongxing@gmail.com>2010-05-26 08:10:02 +0000
committerZhongxing Xu <xuzhongxing@gmail.com>2010-05-26 08:10:02 +0000
commit730a977e02fcb296507278c6615a05c7991759bc (patch)
tree13ea4f31e5c004bebdac51a6da819df859356f06
parent1b30b3c9fa130473df85c4d548e5de9ccd7e459c (diff)
downloadbcm5719-llvm-730a977e02fcb296507278c6615a05c7991759bc.tar.gz
bcm5719-llvm-730a977e02fcb296507278c6615a05c7991759bc.zip
SRetReturnReg was set in LowerFormalArguments(). So only assert it here.
llvm-svn: 104691
-rw-r--r--llvm/lib/Target/X86/X86ISelLowering.cpp6
1 files changed, 2 insertions, 4 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp
index c0813f323cb..b02c33d3f88 100644
--- a/llvm/lib/Target/X86/X86ISelLowering.cpp
+++ b/llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -1259,10 +1259,8 @@ X86TargetLowering::LowerReturn(SDValue Chain,
MachineFunction &MF = DAG.getMachineFunction();
X86MachineFunctionInfo *FuncInfo = MF.getInfo<X86MachineFunctionInfo>();
unsigned Reg = FuncInfo->getSRetReturnReg();
- if (!Reg) {
- Reg = MRI.createVirtualRegister(getRegClassFor(MVT::i64));
- FuncInfo->setSRetReturnReg(Reg);
- }
+ assert(Reg &&
+ "SRetReturnReg should have been set in LowerFormalArguments().");
SDValue Val = DAG.getCopyFromReg(Chain, dl, Reg, getPointerTy());
Chain = DAG.getCopyToReg(Chain, dl, X86::RAX, Val, Flag);
OpenPOWER on IntegriCloud