summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorBill Schmidt <wschmidt@linux.vnet.ibm.com>2013-08-30 03:07:11 +0000
committerBill Schmidt <wschmidt@linux.vnet.ibm.com>2013-08-30 03:07:11 +0000
commit72e3d55a764ef3dfe3aaf159522f8b67c470da27 (patch)
tree87b6774f9a66c289da99cdc52147ec1d9b09df48
parent579de9417ced5a05f7830009b47a60c06c5765cd (diff)
downloadbcm5719-llvm-72e3d55a764ef3dfe3aaf159522f8b67c470da27.tar.gz
bcm5719-llvm-72e3d55a764ef3dfe3aaf159522f8b67c470da27.zip
Remove bogus debug statement. Sheesh.
llvm-svn: 189638
-rw-r--r--llvm/lib/Target/PowerPC/PPCFastISel.cpp6
1 files changed, 2 insertions, 4 deletions
diff --git a/llvm/lib/Target/PowerPC/PPCFastISel.cpp b/llvm/lib/Target/PowerPC/PPCFastISel.cpp
index a308adebb51..14a4b31710b 100644
--- a/llvm/lib/Target/PowerPC/PPCFastISel.cpp
+++ b/llvm/lib/Target/PowerPC/PPCFastISel.cpp
@@ -584,14 +584,12 @@ bool PPCFastISel::PPCEmitStore(MVT VT, unsigned SrcReg, Address &Addr) {
.addImm(Addr.Offset).addFrameIndex(Addr.Base.FI).addMemOperand(MMO);
// Base reg with offset in range.
- } else if (UseOffset) {
- if (Addr.Offset == 0 && Opc == PPC::STW8)
- dbgs() << "Possible problem here.\n";
+ } else if (UseOffset)
BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, TII.get(Opc))
.addReg(SrcReg).addImm(Addr.Offset).addReg(Addr.Base.Reg);
// Indexed form.
- } else {
+ else {
// Get the RR opcode corresponding to the RI one. FIXME: It would be
// preferable to use the ImmToIdxMap from PPCRegisterInfo.cpp, but it
// is hard to get at.
OpenPOWER on IntegriCloud