summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSimon Pilgrim <llvm-dev@redking.me.uk>2017-09-24 14:00:52 +0000
committerSimon Pilgrim <llvm-dev@redking.me.uk>2017-09-24 14:00:52 +0000
commit6ef8a7ed746669a0f6c5b54da6b5a679f954af53 (patch)
tree86014d10a01a2890d701f138d590f187f9fb53b5
parente1335b1c754833ae5daa6e7dc3b0021bce9cc137 (diff)
downloadbcm5719-llvm-6ef8a7ed746669a0f6c5b54da6b5a679f954af53.tar.gz
bcm5719-llvm-6ef8a7ed746669a0f6c5b54da6b5a679f954af53.zip
Fix signed/unsigned warning
llvm-svn: 314078
-rw-r--r--llvm/lib/Target/X86/X86ISelLowering.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp
index 121542fb1bc..c77d6f29810 100644
--- a/llvm/lib/Target/X86/X86ISelLowering.cpp
+++ b/llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -34566,7 +34566,7 @@ combineToExtendBoolVectorInReg(SDNode *N, SelectionDAG &DAG,
// Now, mask the relevant bit in each element.
SmallVector<SDValue, 32> Bits;
- for (int i = 0; i != NumElts; ++i) {
+ for (unsigned i = 0; i != NumElts; ++i) {
int BitIdx = (i % EltSizeInBits);
APInt Bit = APInt::getBitsSet(EltSizeInBits, BitIdx, BitIdx + 1);
Bits.push_back(DAG.getConstant(Bit, DL, SVT));
OpenPOWER on IntegriCloud