summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorAnton Korobeynikov <asl@math.spbu.ru>2009-05-17 10:15:22 +0000
committerAnton Korobeynikov <asl@math.spbu.ru>2009-05-17 10:15:22 +0000
commit6b5523aec2625a16aa0a82936e1671e394366c38 (patch)
treecb5d7f9ffa426138e92265221b453b4206e2bdbb
parente9353d7d6f4abda896e835416b30609149220331 (diff)
downloadbcm5719-llvm-6b5523aec2625a16aa0a82936e1671e394366c38.tar.gz
bcm5719-llvm-6b5523aec2625a16aa0a82936e1671e394366c38.zip
Typo
llvm-svn: 71975
-rw-r--r--llvm/lib/Target/MSP430/MSP430ISelLowering.cpp2
-rw-r--r--llvm/lib/Target/MSP430/MSP430InstrInfo.td4
-rw-r--r--llvm/test/CodeGen/MSP430/2009-05-17-Shift.ll15
3 files changed, 18 insertions, 3 deletions
diff --git a/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp b/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp
index 181658665dd..387cebffc0b 100644
--- a/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp
+++ b/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp
@@ -468,7 +468,7 @@ SDValue MSP430TargetLowering::LowerShifts(SDValue Op,
}
while (ShiftAmount--)
- Victim = DAG.getNode((Opc == ISD::SRA ? MSP430ISD::RRA : MSP430ISD::RLA),
+ Victim = DAG.getNode((Opc == ISD::SHL ? MSP430ISD::RLA : MSP430ISD::RRA),
dl, VT, Victim);
return Victim;
diff --git a/llvm/lib/Target/MSP430/MSP430InstrInfo.td b/llvm/lib/Target/MSP430/MSP430InstrInfo.td
index de1b2ad6484..39c08e40be4 100644
--- a/llvm/lib/Target/MSP430/MSP430InstrInfo.td
+++ b/llvm/lib/Target/MSP430/MSP430InstrInfo.td
@@ -624,12 +624,12 @@ def SHL16r1 : Pseudo<(outs GR16:$dst), (ins GR16:$src),
(implicit SRW)]>;
def SAR8r1c : Pseudo<(outs GR8:$dst), (ins GR8:$src),
- "clrc\n"
+ "clrc\n\t"
"rrc.b\t$dst",
[(set GR8:$dst, (MSP430rrc GR8:$src)),
(implicit SRW)]>;
def SAR16r1c : Pseudo<(outs GR16:$dst), (ins GR16:$src),
- "clrc\n"
+ "clrc\n\t"
"rrc.w\t$dst",
[(set GR16:$dst, (MSP430rrc GR16:$src)),
(implicit SRW)]>;
diff --git a/llvm/test/CodeGen/MSP430/2009-05-17-Shift.ll b/llvm/test/CodeGen/MSP430/2009-05-17-Shift.ll
new file mode 100644
index 00000000000..b048bb3fd32
--- /dev/null
+++ b/llvm/test/CodeGen/MSP430/2009-05-17-Shift.ll
@@ -0,0 +1,15 @@
+; RUN: llvm-as < %s | llc -march=msp430 | grep rra | count 1
+
+define i16 @lsr2u16(i16 %x.arg) nounwind {
+ %retval = alloca i16
+ %x = alloca i16
+ store i16 %x.arg, i16* %x
+ %1 = load i16* %x
+ %2 = lshr i16 %1, 2
+ store i16 %2, i16* %retval
+ br label %return
+return:
+ %3 = load i16* %retval
+ ret i16 %3
+
+} \ No newline at end of file
OpenPOWER on IntegriCloud