summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2011-04-21 03:43:21 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2011-04-21 03:43:21 +0000
commit6b3396fbd230cc037d61419f41fa98e1238af4aa (patch)
treedef0f44d56ea935a0bad0740bbd20f2e0a5dfa36
parent8411b5511e38e7be855c98bdee6e6cbba78da5b7 (diff)
downloadbcm5719-llvm-6b3396fbd230cc037d61419f41fa98e1238af4aa.tar.gz
bcm5719-llvm-6b3396fbd230cc037d61419f41fa98e1238af4aa.zip
Don't allow per-register spill size and alignment.
These values were not used for anything. Spill size and alignment is a property of the register class, not the register. llvm-svn: 129906
-rw-r--r--llvm/include/llvm/Target/Target.td11
-rw-r--r--llvm/utils/TableGen/CodeGenRegisters.h1
-rw-r--r--llvm/utils/TableGen/CodeGenTarget.cpp2
3 files changed, 0 insertions, 14 deletions
diff --git a/llvm/include/llvm/Target/Target.td b/llvm/include/llvm/Target/Target.td
index ea0335ce20d..68f0515f2d1 100644
--- a/llvm/include/llvm/Target/Target.td
+++ b/llvm/include/llvm/Target/Target.td
@@ -32,17 +32,6 @@ class Register<string n> {
string Namespace = "";
string AsmName = n;
- // SpillSize - If this value is set to a non-zero value, it is the size in
- // bits of the spill slot required to hold this register. If this value is
- // set to zero, the information is inferred from any register classes the
- // register belongs to.
- int SpillSize = 0;
-
- // SpillAlignment - This value is used to specify the alignment required for
- // spilling the register. Like SpillSize, this should only be explicitly
- // specified if the register is not in a register class.
- int SpillAlignment = 0;
-
// Aliases - A list of registers that this register overlaps with. A read or
// modification of this register can potentially read or modify the aliased
// registers.
diff --git a/llvm/utils/TableGen/CodeGenRegisters.h b/llvm/utils/TableGen/CodeGenRegisters.h
index 1a876e110e7..39b92c515ad 100644
--- a/llvm/utils/TableGen/CodeGenRegisters.h
+++ b/llvm/utils/TableGen/CodeGenRegisters.h
@@ -29,7 +29,6 @@ namespace llvm {
struct CodeGenRegister {
Record *TheDef;
const std::string &getName() const;
- unsigned DeclaredSpillSize, DeclaredSpillAlignment;
unsigned EnumValue;
unsigned CostPerUse;
CodeGenRegister(Record *R);
diff --git a/llvm/utils/TableGen/CodeGenTarget.cpp b/llvm/utils/TableGen/CodeGenTarget.cpp
index c9ccb960d9f..57f7fdc4dc4 100644
--- a/llvm/utils/TableGen/CodeGenTarget.cpp
+++ b/llvm/utils/TableGen/CodeGenTarget.cpp
@@ -170,8 +170,6 @@ void CodeGenTarget::ReadRegisters() const {
}
CodeGenRegister::CodeGenRegister(Record *R) : TheDef(R) {
- DeclaredSpillSize = R->getValueAsInt("SpillSize");
- DeclaredSpillAlignment = R->getValueAsInt("SpillAlignment");
CostPerUse = R->getValueAsInt("CostPerUse");
}
OpenPOWER on IntegriCloud