summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2007-05-17 03:29:42 +0000
committerChris Lattner <sabre@nondot.org>2007-05-17 03:29:42 +0000
commit6a5a46322f658ab6f7e1627868297847489980c4 (patch)
tree5d4c85ba462eaa108fc8cb4f4f7d044c95f1445d
parent5de4944f708bb517ea9189bf89df903f7748365b (diff)
downloadbcm5719-llvm-6a5a46322f658ab6f7e1627868297847489980c4.tar.gz
bcm5719-llvm-6a5a46322f658ab6f7e1627868297847489980c4.zip
Fix PR1427 and test/CodeGen/X86/mmx-shuffle.ll
llvm-svn: 37141
-rw-r--r--llvm/lib/Target/X86/X86ISelLowering.cpp11
1 files changed, 10 insertions, 1 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp
index 6de6b21c78e..7a12dc6ca50 100644
--- a/llvm/lib/Target/X86/X86ISelLowering.cpp
+++ b/llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -1614,6 +1614,13 @@ bool X86::isPSHUFLWMask(SDNode *N) {
static bool isSHUFPMask(const SDOperand *Elems, unsigned NumElems) {
if (NumElems != 2 && NumElems != 4) return false;
+ // Ensure this is not an mmx shuffle.
+ if (NumElems == 4 && Elems[0].getValueType() == MVT::i16)
+ return false;
+ if (NumElems == 2 && Elems[0].getValueType() == MVT::i32)
+ return false;
+
+
unsigned Half = NumElems / 2;
for (unsigned i = 0; i < Half; ++i)
if (!isUndefOrInRange(Elems[i], 0, NumElems))
@@ -2712,7 +2719,9 @@ X86TargetLowering::LowerVECTOR_SHUFFLE(SDOperand Op, SelectionDAG &DAG) {
}
}
- if (NumElems == 4) {
+ if (NumElems == 4 &&
+ // Don't do this for MMX.
+ MVT::getSizeInBits(VT) != 64) {
MVT::ValueType MaskVT = PermMask.getValueType();
MVT::ValueType MaskEVT = MVT::getVectorBaseType(MaskVT);
SmallVector<std::pair<int, int>, 8> Locs;
OpenPOWER on IntegriCloud