summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2009-10-20 00:19:08 +0000
committerJim Grosbach <grosbach@apple.com>2009-10-20 00:19:08 +0000
commit68f495caadc8183f498d1cb3077bbb6fdcc2b555 (patch)
tree1b467351231686a5b22e9414c898bb284f7089a6
parent90c953e98fb2c9595df3a999802654af2ea8339c (diff)
downloadbcm5719-llvm-68f495caadc8183f498d1cb3077bbb6fdcc2b555.tar.gz
bcm5719-llvm-68f495caadc8183f498d1cb3077bbb6fdcc2b555.zip
Add missing encoding bits to NLdSt class of instructions.
Patch by Johnny Chen. llvm-svn: 84570
-rw-r--r--llvm/lib/Target/ARM/ARMInstrFormats.td4
1 files changed, 4 insertions, 0 deletions
diff --git a/llvm/lib/Target/ARM/ARMInstrFormats.td b/llvm/lib/Target/ARM/ARMInstrFormats.td
index 3d19f2345d3..c60d16f0e21 100644
--- a/llvm/lib/Target/ARM/ARMInstrFormats.td
+++ b/llvm/lib/Target/ARM/ARMInstrFormats.td
@@ -1220,6 +1220,10 @@ class NLdSt<bit op23, bits<2> op21_20, bits<4> op11_8, bits<4> op7_4,
string asm, string cstr, list<dag> pattern>
: NeonI<oops, iops, AddrMode6, IndexModeNone, itin, asm, cstr, pattern> {
let Inst{31-24} = 0b11110100;
+ let Inst{23} = op23;
+ let Inst{21-20} = op21_20;
+ let Inst{11-8} = op11_8;
+ let Inst{7-4} = op7_4;
}
class NDataI<dag oops, dag iops, InstrItinClass itin,
OpenPOWER on IntegriCloud