summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorPetar Jovanovic <petar.jovanovic@mips.com>2018-04-12 17:01:46 +0000
committerPetar Jovanovic <petar.jovanovic@mips.com>2018-04-12 17:01:46 +0000
commit667e21301899864321a9c917bd2a4fce067ceace (patch)
treef5f88dd92b5ed92aa0b8c5270185955edf132fb8
parentbafba57252d095a7d6c448afd4a2fbc3f3440aae (diff)
downloadbcm5719-llvm-667e21301899864321a9c917bd2a4fce067ceace.tar.gz
bcm5719-llvm-667e21301899864321a9c917bd2a4fce067ceace.zip
[MIPS GlobalISel] remove superfluous #includes (NFC)
Remove superfluous #includes. Minor code style change in MipsCallLowering::lowerFormalArguments(). llvm-svn: 329926
-rw-r--r--llvm/lib/Target/Mips/MipsCallLowering.cpp3
-rw-r--r--llvm/lib/Target/Mips/MipsCallLowering.h2
-rw-r--r--llvm/lib/Target/Mips/MipsInstructionSelector.cpp3
-rw-r--r--llvm/lib/Target/Mips/MipsLegalizerInfo.cpp4
-rw-r--r--llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp3
5 files changed, 1 insertions, 14 deletions
diff --git a/llvm/lib/Target/Mips/MipsCallLowering.cpp b/llvm/lib/Target/Mips/MipsCallLowering.cpp
index dd1baaadf71..561b15bacb2 100644
--- a/llvm/lib/Target/Mips/MipsCallLowering.cpp
+++ b/llvm/lib/Target/Mips/MipsCallLowering.cpp
@@ -15,7 +15,6 @@
#include "MipsCallLowering.h"
#include "MipsCCState.h"
-#include "MipsISelLowering.h"
#include "llvm/CodeGen/GlobalISel/MachineIRBuilder.h"
using namespace llvm;
@@ -192,7 +191,7 @@ bool MipsCallLowering::lowerFormalArguments(MachineIRBuilder &MIRBuilder,
CCInfo.AnalyzeFormalArguments(Ins, TLI.CCAssignFnForCall());
- IncomingValueHandler Handler(MIRBuilder, MIRBuilder.getMF().getRegInfo());
+ IncomingValueHandler Handler(MIRBuilder, MF.getRegInfo());
if (!Handler.handle(ArgLocs, ArgInfos))
return false;
diff --git a/llvm/lib/Target/Mips/MipsCallLowering.h b/llvm/lib/Target/Mips/MipsCallLowering.h
index 7b2726b13ae..fe072c7dfc7 100644
--- a/llvm/lib/Target/Mips/MipsCallLowering.h
+++ b/llvm/lib/Target/Mips/MipsCallLowering.h
@@ -15,9 +15,7 @@
#ifndef LLVM_LIB_TARGET_MIPS_MIPSCALLLOWERING_H
#define LLVM_LIB_TARGET_MIPS_MIPSCALLLOWERING_H
-#include "llvm/CodeGen/CallingConvLower.h"
#include "llvm/CodeGen/GlobalISel/CallLowering.h"
-#include "llvm/CodeGen/ValueTypes.h"
namespace llvm {
diff --git a/llvm/lib/Target/Mips/MipsInstructionSelector.cpp b/llvm/lib/Target/Mips/MipsInstructionSelector.cpp
index e8eed649213..56c442a9ee2 100644
--- a/llvm/lib/Target/Mips/MipsInstructionSelector.cpp
+++ b/llvm/lib/Target/Mips/MipsInstructionSelector.cpp
@@ -13,11 +13,8 @@
//===----------------------------------------------------------------------===//
#include "MipsRegisterBankInfo.h"
-#include "MipsSubtarget.h"
#include "MipsTargetMachine.h"
-#include "llvm/CodeGen/GlobalISel/InstructionSelector.h"
#include "llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h"
-#include "llvm/Support/Debug.h"
#define DEBUG_TYPE "mips-isel"
diff --git a/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp b/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp
index 88bd9c24496..3089c92ed94 100644
--- a/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp
+++ b/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp
@@ -12,10 +12,6 @@
//===----------------------------------------------------------------------===//
#include "MipsLegalizerInfo.h"
-#include "llvm/CodeGen/TargetOpcodes.h"
-#include "llvm/CodeGen/ValueTypes.h"
-#include "llvm/IR/DerivedTypes.h"
-#include "llvm/IR/Type.h"
using namespace llvm;
diff --git a/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp b/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp
index 705c234362b..90ae7a8a87f 100644
--- a/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp
+++ b/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp
@@ -13,10 +13,7 @@
#include "MipsInstrInfo.h"
#include "MipsRegisterBankInfo.h"
-#include "llvm/CodeGen/GlobalISel/RegisterBank.h"
-#include "llvm/CodeGen/GlobalISel/RegisterBankInfo.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
-#include "llvm/CodeGen/TargetRegisterInfo.h"
#define GET_TARGET_REGBANK_IMPL
OpenPOWER on IntegriCloud