summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2011-11-15 23:53:18 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2011-11-15 23:53:18 +0000
commit653183fd5cf7ec703f62b4a87b706f35c6b31dd6 (patch)
treec0748a42fea0c0942e48869dea7d2aba0972a83b
parent0abbd0ef5a9ed5216646fd7e4912cb2ec35ee0c7 (diff)
downloadbcm5719-llvm-653183fd5cf7ec703f62b4a87b706f35c6b31dd6.tar.gz
bcm5719-llvm-653183fd5cf7ec703f62b4a87b706f35c6b31dd6.zip
Enable -widen-vmovs by default.
This will widen 32-bit register vmov instructions to 64-bit when possible. The 64-bit vmovd instructions can then be translated to NEON vorr instructions by the execution dependency fix pass. The copies are only widened if they are marked as clobbering the whole D-register. llvm-svn: 144734
-rw-r--r--llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp b/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
index 30f38b86862..93153484dec 100644
--- a/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
+++ b/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
@@ -46,7 +46,7 @@ EnableARM3Addr("enable-arm-3-addr-conv", cl::Hidden,
cl::desc("Enable ARM 2-addr to 3-addr conv"));
static cl::opt<bool>
-WidenVMOVS("widen-vmovs", cl::Hidden,
+WidenVMOVS("widen-vmovs", cl::Hidden, cl::init(true),
cl::desc("Widen ARM vmovs to vmovd when possible"));
/// ARM_MLxEntry - Record information about MLA / MLS instructions.
OpenPOWER on IntegriCloud