summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorNate Begeman <natebegeman@mac.com>2008-02-14 07:25:46 +0000
committerNate Begeman <natebegeman@mac.com>2008-02-14 07:25:46 +0000
commit64db2b9615096902c246403414572193a460029d (patch)
treede2676d593c482bb7af78e26b9fc5a9cc2954c30
parent94ea004023410ef335228544e30f81e58caa5c4b (diff)
downloadbcm5719-llvm-64db2b9615096902c246403414572193a460029d.tar.gz
bcm5719-llvm-64db2b9615096902c246403414572193a460029d.zip
Move some useful operands up into the all-targets .td
llvm-svn: 47115
-rw-r--r--llvm/lib/Target/CellSPU/SPUOperands.td3
-rw-r--r--llvm/lib/Target/Target.td3
2 files changed, 3 insertions, 3 deletions
diff --git a/llvm/lib/Target/CellSPU/SPUOperands.td b/llvm/lib/Target/CellSPU/SPUOperands.td
index 2a3551d4f64..79d1a7a348a 100644
--- a/llvm/lib/Target/CellSPU/SPUOperands.td
+++ b/llvm/lib/Target/CellSPU/SPUOperands.td
@@ -538,9 +538,6 @@ def rotNeg7imm_i16 : Operand<i16> {
let PrintMethod = "printROTNeg7Imm";
}
-// Floating point immediate operands
-def f32imm : Operand<f32>;
-
def target : Operand<OtherVT> {
let PrintMethod = "printBranchOperand";
}
diff --git a/llvm/lib/Target/Target.td b/llvm/lib/Target/Target.td
index a2669dca4ae..f8fa719ad05 100644
--- a/llvm/lib/Target/Target.td
+++ b/llvm/lib/Target/Target.td
@@ -277,6 +277,9 @@ def i16imm : Operand<i16>;
def i32imm : Operand<i32>;
def i64imm : Operand<i64>;
+def f32imm : Operand<f32>;
+def f64imm : Operand<f64>;
+
/// zero_reg definition - Special node to stand for the zero register.
///
def zero_reg;
OpenPOWER on IntegriCloud