summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorTim Northover <tnorthover@apple.com>2016-10-11 20:50:04 +0000
committerTim Northover <tnorthover@apple.com>2016-10-11 20:50:04 +0000
commit60cf6fc58ff92b40d706c06006ce26c54ef41eb4 (patch)
tree4487fcd16773406b13cdedf5b41f312c27b5906e
parent764f9f7806aaaf41417d9c75091031a6c92099db (diff)
downloadbcm5719-llvm-60cf6fc58ff92b40d706c06006ce26c54ef41eb4.tar.gz
bcm5719-llvm-60cf6fc58ff92b40d706c06006ce26c54ef41eb4.zip
MIRParser: allow types on registers with a RegBank.
This fixes some GlobalISel regression tests. llvm-svn: 283936
-rw-r--r--llvm/lib/CodeGen/MIRParser/MIParser.cpp3
1 files changed, 2 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/MIRParser/MIParser.cpp b/llvm/lib/CodeGen/MIRParser/MIParser.cpp
index 0f58e617b3e..74394d49703 100644
--- a/llvm/lib/CodeGen/MIRParser/MIParser.cpp
+++ b/llvm/lib/CodeGen/MIRParser/MIParser.cpp
@@ -990,7 +990,8 @@ bool MIParser::parseRegisterOperand(MachineOperand &Dest,
// Virtual registers may have a size with GlobalISel.
if (!TargetRegisterInfo::isVirtualRegister(Reg))
return error("unexpected size on physical register");
- if (RegInfo->Kind != VRegInfo::GENERIC)
+ if (RegInfo->Kind != VRegInfo::GENERIC &&
+ RegInfo->Kind != VRegInfo::REGBANK)
return error("unexpected size on non-generic virtual register");
LLT Ty;
OpenPOWER on IntegriCloud