diff options
author | Michael Liao <michael.liao@intel.com> | 2013-02-25 23:16:36 +0000 |
---|---|---|
committer | Michael Liao <michael.liao@intel.com> | 2013-02-25 23:16:36 +0000 |
commit | 609a527286bd763f4ded8591c7412b2faa9350ad (patch) | |
tree | f339e0019d1566cddb7ed89c00c71cbe7d6dc9fc | |
parent | 6308f58254bd04d4e118425ad962b352167d99ba (diff) | |
download | bcm5719-llvm-609a527286bd763f4ded8591c7412b2faa9350ad.tar.gz bcm5719-llvm-609a527286bd763f4ded8591c7412b2faa9350ad.zip |
Refine fix to PR10499, no functionality change
- Put expensive checking after simple one
llvm-svn: 176060
-rw-r--r-- | llvm/lib/Target/X86/X86ISelLowering.cpp | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp index 57014dd4880..fb3352059a9 100644 --- a/llvm/lib/Target/X86/X86ISelLowering.cpp +++ b/llvm/lib/Target/X86/X86ISelLowering.cpp @@ -5344,7 +5344,7 @@ X86TargetLowering::LowerBUILD_VECTOR(SDValue Op, SelectionDAG &DAG) const { // Vectors containing all ones can be matched by pcmpeqd on 128-bit width // vectors or broken into v4i32 operations on 256-bit vectors. AVX2 can use // vpcmpeqd on 256-bit vectors. - if (ISD::isBuildVectorAllOnes(Op.getNode()) && Subtarget->hasSSE2()) { + if (Subtarget->hasSSE2() && ISD::isBuildVectorAllOnes(Op.getNode())) { if (VT == MVT::v4i32 || (VT == MVT::v8i32 && Subtarget->hasInt256())) return Op; |