summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSanjay Patel <spatel@rotateright.com>2018-05-17 18:09:56 +0000
committerSanjay Patel <spatel@rotateright.com>2018-05-17 18:09:56 +0000
commit5c48b73fffcde5f9dd41fc51b2372b1d88e562bb (patch)
tree39f36c9a89537647a4eac9857ae9521a937881fc
parent38892e5ce11e18e220f60649620fcbc3f2624423 (diff)
downloadbcm5719-llvm-5c48b73fffcde5f9dd41fc51b2372b1d88e562bb.tar.gz
bcm5719-llvm-5c48b73fffcde5f9dd41fc51b2372b1d88e562bb.zip
[ARM] preserve test intent by removing undef
We need to clean up the DAG floating-point undef logic. This process is similar to how we handled integer undef logic in https://reviews.llvm.org/D43141. And as we did there, I'm trying to reduce the patch by changing tests that would probably become meaningless once we correct FP undef folding. llvm-svn: 332638
-rw-r--r--llvm/test/CodeGen/ARM/2009-11-07-SubRegAsmPrinting.ll40
1 files changed, 20 insertions, 20 deletions
diff --git a/llvm/test/CodeGen/ARM/2009-11-07-SubRegAsmPrinting.ll b/llvm/test/CodeGen/ARM/2009-11-07-SubRegAsmPrinting.ll
index 9632c773010..c4d03479a2b 100644
--- a/llvm/test/CodeGen/ARM/2009-11-07-SubRegAsmPrinting.ll
+++ b/llvm/test/CodeGen/ARM/2009-11-07-SubRegAsmPrinting.ll
@@ -7,47 +7,47 @@ target triple = "armv7-eabi"
define arm_aapcs_vfpcc void @foo() {
entry:
%0 = load float, float* null, align 4 ; <float> [#uses=2]
- %1 = fmul float %0, undef ; <float> [#uses=2]
+ %1 = fmul float %0, %0 ; <float> [#uses=2]
%2 = fmul float 0.000000e+00, %1 ; <float> [#uses=2]
%3 = fmul float %0, %1 ; <float> [#uses=1]
%4 = fadd float 0.000000e+00, %3 ; <float> [#uses=1]
%5 = fsub float 1.000000e+00, %4 ; <float> [#uses=1]
; CHECK-LABEL: foo:
; CHECK: vmov.f32 s{{[0-9]+}}, #1.000000e+00
- %6 = fsub float 1.000000e+00, undef ; <float> [#uses=2]
- %7 = fsub float %2, undef ; <float> [#uses=1]
- %8 = fsub float 0.000000e+00, undef ; <float> [#uses=3]
- %9 = fadd float %2, undef ; <float> [#uses=3]
+ %6 = fsub float 1.000000e+00, %2 ; <float> [#uses=2]
+ %7 = fsub float %2, %2 ; <float> [#uses=1]
+ %8 = fsub float 0.000000e+00, %7 ; <float> [#uses=3]
+ %9 = fadd float %2, %2 ; <float> [#uses=3]
%10 = load float, float* undef, align 8 ; <float> [#uses=3]
%11 = fmul float %8, %10 ; <float> [#uses=1]
- %12 = fadd float undef, %11 ; <float> [#uses=2]
- %13 = fmul float undef, undef ; <float> [#uses=1]
+ %12 = fadd float %11, %11 ; <float> [#uses=2]
+ %13 = fmul float %12, %12 ; <float> [#uses=1]
%14 = fmul float %6, 0.000000e+00 ; <float> [#uses=1]
%15 = fadd float %13, %14 ; <float> [#uses=1]
%16 = fmul float %9, %10 ; <float> [#uses=1]
%17 = fadd float %15, %16 ; <float> [#uses=2]
- %18 = fmul float 0.000000e+00, undef ; <float> [#uses=1]
+ %18 = fmul float 0.000000e+00, %17 ; <float> [#uses=1]
%19 = fadd float %18, 0.000000e+00 ; <float> [#uses=1]
- %20 = fmul float undef, %10 ; <float> [#uses=1]
+ %20 = fmul float %10, %10 ; <float> [#uses=1]
%21 = fadd float %19, %20 ; <float> [#uses=1]
%22 = load float, float* undef, align 8 ; <float> [#uses=1]
%23 = fmul float %5, %22 ; <float> [#uses=1]
- %24 = fadd float %23, undef ; <float> [#uses=1]
+ %24 = fadd float %23, %23 ; <float> [#uses=1]
%25 = load float, float* undef, align 8 ; <float> [#uses=2]
%26 = fmul float %8, %25 ; <float> [#uses=1]
%27 = fadd float %24, %26 ; <float> [#uses=1]
%28 = fmul float %9, %25 ; <float> [#uses=1]
- %29 = fadd float undef, %28 ; <float> [#uses=1]
+ %29 = fadd float %28, %28 ; <float> [#uses=1]
%30 = fmul float %8, undef ; <float> [#uses=1]
- %31 = fadd float undef, %30 ; <float> [#uses=1]
- %32 = fmul float %6, undef ; <float> [#uses=1]
- %33 = fadd float undef, %32 ; <float> [#uses=1]
- %34 = fmul float %9, undef ; <float> [#uses=1]
+ %31 = fadd float %30, %30 ; <float> [#uses=1]
+ %32 = fmul float %6, %6 ; <float> [#uses=1]
+ %33 = fadd float %32, %32 ; <float> [#uses=1]
+ %34 = fmul float %9, %9 ; <float> [#uses=1]
%35 = fadd float %33, %34 ; <float> [#uses=1]
%36 = fmul float 0.000000e+00, undef ; <float> [#uses=1]
- %37 = fmul float %7, undef ; <float> [#uses=1]
+ %37 = fmul float %7, %7 ; <float> [#uses=1]
%38 = fadd float %36, %37 ; <float> [#uses=1]
- %39 = fmul float undef, undef ; <float> [#uses=1]
+ %39 = fmul float %38, %38 ; <float> [#uses=1]
%40 = fadd float %38, %39 ; <float> [#uses=1]
store float %12, float* undef, align 8
store float %17, float* undef, align 4
@@ -57,9 +57,9 @@ entry:
store float %31, float* undef, align 8
store float %40, float* undef, align 8
store float %12, float* null, align 8
- %41 = fmul float %17, undef ; <float> [#uses=1]
- %42 = fadd float %41, undef ; <float> [#uses=1]
- %43 = fmul float %35, undef ; <float> [#uses=1]
+ %41 = fmul float %17, %17 ; <float> [#uses=1]
+ %42 = fadd float %41, %41 ; <float> [#uses=1]
+ %43 = fmul float %35, %35 ; <float> [#uses=1]
%44 = fadd float %42, %43 ; <float> [#uses=1]
store float %44, float* null, align 4
unreachable
OpenPOWER on IntegriCloud