diff options
| author | Craig Topper <craig.topper@intel.com> | 2018-03-19 19:00:26 +0000 |
|---|---|---|
| committer | Craig Topper <craig.topper@intel.com> | 2018-03-19 19:00:26 +0000 |
| commit | 591f44df54e109acff046c9b438df145be978fd3 (patch) | |
| tree | 3797ef48dafc7291d70a7b69d2183924cd861486 | |
| parent | 6d1596a98c47d026d855fd882ea5708b232d9a66 (diff) | |
| download | bcm5719-llvm-591f44df54e109acff046c9b438df145be978fd3.tar.gz bcm5719-llvm-591f44df54e109acff046c9b438df145be978fd3.zip | |
[X86] Correct the SchedRW on (V)MOVAPSrr_REV and similar to match their non _REV counterparts.
llvm-svn: 327879
| -rw-r--r-- | llvm/lib/Target/X86/X86InstrSSE.td | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/X86/X86InstrSSE.td b/llvm/lib/Target/X86/X86InstrSSE.td index 516504b712c..5be6de8d4bd 100644 --- a/llvm/lib/Target/X86/X86InstrSSE.td +++ b/llvm/lib/Target/X86/X86InstrSSE.td @@ -739,7 +739,7 @@ def VMOVUPDYmr : VPDI<0x11, MRMDestMem, (outs), (ins f256mem:$dst, VR256:$src), // For disassembler let isCodeGenOnly = 1, ForceDisassemble = 1, hasSideEffects = 0, - SchedRW = [WriteFShuffle] in { + SchedRW = [WriteFMove] in { def VMOVAPSrr_REV : VPSI<0x29, MRMDestReg, (outs VR128:$dst), (ins VR128:$src), "movaps\t{$src, $dst|$dst, $src}", [], @@ -822,7 +822,7 @@ def MOVUPDmr : PDI<0x11, MRMDestMem, (outs), (ins f128mem:$dst, VR128:$src), // For disassembler let isCodeGenOnly = 1, ForceDisassemble = 1, hasSideEffects = 0, - SchedRW = [WriteFShuffle] in { + SchedRW = [WriteFMove] in { def MOVAPSrr_REV : PSI<0x29, MRMDestReg, (outs VR128:$dst), (ins VR128:$src), "movaps\t{$src, $dst|$dst, $src}", [], IIC_SSE_MOVA_P_RR>, FoldGenData<"MOVAPSrr">; |
