summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorManman Ren <manman.ren@gmail.com>2016-07-06 22:01:28 +0000
committerManman Ren <manman.ren@gmail.com>2016-07-06 22:01:28 +0000
commit524ca27b90ff2b1e482a60cd347ed7eec19948bc (patch)
tree2a8c51c76dc98358221fd903034ea3ca43fecdab
parent1ef6c59b1d2fe92dd842a68a037c34d5880e1460 (diff)
downloadbcm5719-llvm-524ca27b90ff2b1e482a60cd347ed7eec19948bc.tar.gz
bcm5719-llvm-524ca27b90ff2b1e482a60cd347ed7eec19948bc.zip
Add testing coverage for r274582.
llvm-svn: 274693
-rw-r--r--llvm/test/CodeGen/AArch64/arm64-collect-loh.ll21
1 files changed, 21 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/AArch64/arm64-collect-loh.ll b/llvm/test/CodeGen/AArch64/arm64-collect-loh.ll
index 59147d401a3..3f633ba2a44 100644
--- a/llvm/test/CodeGen/AArch64/arm64-collect-loh.ll
+++ b/llvm/test/CodeGen/AArch64/arm64-collect-loh.ll
@@ -654,4 +654,25 @@ define void @uninterestingSub(i8* nocapture %row) #0 {
ret void
}
+@.str.89 = external unnamed_addr constant [12 x i8], align 1
+@.str.90 = external unnamed_addr constant [5 x i8], align 1
+; CHECK-LABEL: test_r274582
+define void @test_r274582() {
+entry:
+ br i1 undef, label %if.then.i, label %if.end.i
+if.then.i:
+ ret void
+if.end.i:
+; CHECK: .loh AdrpAdrp Lloh91, Lloh93
+; CHECK: .loh AdrpLdr Lloh91, Lloh92
+; CHECK: .loh AdrpLdrGot Lloh93, Lloh95
+; CHECK: .loh AdrpLdrGot Lloh94, Lloh96
+ %mul.i.i.i = fmul double undef, 1.000000e-06
+ %add.i.i.i = fadd double undef, %mul.i.i.i
+ %sub.i.i = fsub double %add.i.i.i, undef
+ call void (i8*, ...) @callee(i8* getelementptr inbounds ([12 x i8], [12 x i8]* @.str.89, i64 0, i64 0), i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str.90, i64 0, i64 0), double %sub.i.i)
+ unreachable
+}
+declare void @callee(i8* nocapture readonly, ...)
+
attributes #0 = { "target-cpu"="cyclone" }
OpenPOWER on IntegriCloud