summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSanjay Patel <spatel@rotateright.com>2015-12-11 18:12:01 +0000
committerSanjay Patel <spatel@rotateright.com>2015-12-11 18:12:01 +0000
commit4dad27e016c8416399de909583bd210d7edc97a0 (patch)
tree503055d153dd911ec0695a08ca63a7785cd4fed8
parent9187f27e3252446035dfe0e9c4ffa8f3094c3774 (diff)
downloadbcm5719-llvm-4dad27e016c8416399de909583bd210d7edc97a0.tar.gz
bcm5719-llvm-4dad27e016c8416399de909583bd210d7edc97a0.zip
fix typos; NFC
llvm-svn: 255352
-rw-r--r--llvm/lib/IR/Instructions.cpp6
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/lib/IR/Instructions.cpp b/llvm/lib/IR/Instructions.cpp
index f185caacdf6..839908268c9 100644
--- a/llvm/lib/IR/Instructions.cpp
+++ b/llvm/lib/IR/Instructions.cpp
@@ -2458,7 +2458,7 @@ bool CastInst::isNoopCast(const DataLayout &DL) const {
/// * %S = secondOpcode MidTy %F to DstTy
/// The function returns a resultOpcode so these two casts can be replaced with:
/// * %Replacement = resultOpcode %SrcTy %x to DstTy
-/// If no such cast is permited, the function returns 0.
+/// If no such cast is permitted, the function returns 0.
unsigned CastInst::isEliminableCastPair(
Instruction::CastOps firstOp, Instruction::CastOps secondOp,
Type *SrcTy, Type *MidTy, Type *DstTy, Type *SrcIntPtrTy, Type *MidIntPtrTy,
@@ -2466,7 +2466,7 @@ unsigned CastInst::isEliminableCastPair(
// Define the 144 possibilities for these two cast instructions. The values
// in this matrix determine what to do in a given situation and select the
// case in the switch below. The rows correspond to firstOp, the columns
- // correspond to secondOp. In looking at the table below, keep in mind
+ // correspond to secondOp. In looking at the table below, keep in mind
// the following cast properties:
//
// Size Compare Source Destination
@@ -2525,7 +2525,7 @@ unsigned CastInst::isEliminableCastPair(
// Check if any of the bitcasts convert scalars<->vectors.
if ((isFirstBitcast && isa<VectorType>(SrcTy) != isa<VectorType>(MidTy)) ||
(isSecondBitcast && isa<VectorType>(MidTy) != isa<VectorType>(DstTy)))
- // Unless we are bitcasing to the original type, disallow optimizations.
+ // Unless we are bitcasting to the original type, disallow optimizations.
if (!chainedBitcast) return 0;
int ElimCase = CastResults[firstOp-Instruction::CastOpsBegin]
OpenPOWER on IntegriCloud