summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@intel.com>2019-05-08 17:27:08 +0000
committerCraig Topper <craig.topper@intel.com>2019-05-08 17:27:08 +0000
commit493aec3ef5c2bd8ef828c19900b23372904d28cf (patch)
tree3abf1c18d2ef61f2b8661e205a0c193896c0992e
parente13eff293db2fa12de11e8087ef62950d0cd8f83 (diff)
downloadbcm5719-llvm-493aec3ef5c2bd8ef828c19900b23372904d28cf.tar.gz
bcm5719-llvm-493aec3ef5c2bd8ef828c19900b23372904d28cf.zip
[FastISel][X86] Support FNeg instruction in target independent fast isel handling
This patch adds support for calling selectFNeg for FNeg instructions in addition to the fsub idiom Differential Revision: https://reviews.llvm.org/D61624 llvm-svn: 360273
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/FastISel.cpp3
-rw-r--r--llvm/test/CodeGen/X86/fast-isel-fneg.ll47
2 files changed, 50 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp b/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
index 98022dc8e45..8fb1a7b5bb9 100644
--- a/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
@@ -1839,6 +1839,9 @@ bool FastISel::selectOperator(const User *I, unsigned Opcode) {
case Instruction::Xor:
return selectBinaryOp(I, ISD::XOR);
+ case Instruction::FNeg:
+ return selectFNeg(I, I->getOperand(0));
+
case Instruction::GetElementPtr:
return selectGetElementPtr(I);
diff --git a/llvm/test/CodeGen/X86/fast-isel-fneg.ll b/llvm/test/CodeGen/X86/fast-isel-fneg.ll
index 94251439876..beb454ece26 100644
--- a/llvm/test/CodeGen/X86/fast-isel-fneg.ll
+++ b/llvm/test/CodeGen/X86/fast-isel-fneg.ll
@@ -99,3 +99,50 @@ define void @loo(float* %x, float* %y) nounwind {
store float %b, float* %y
ret void
}
+
+define double @too(double %x) nounwind {
+; CHECK-LABEL: too:
+; CHECK: ## %bb.0:
+; CHECK-NEXT: movq %xmm0, %rax
+; CHECK-NEXT: movabsq $-9223372036854775808, %rcx ## imm = 0x8000000000000000
+; CHECK-NEXT: xorq %rax, %rcx
+; CHECK-NEXT: movq %rcx, %xmm0
+; CHECK-NEXT: retq
+;
+; SSE2-LABEL: too:
+; SSE2: # %bb.0:
+; SSE2-NEXT: pushl %ebp
+; SSE2-NEXT: movl %esp, %ebp
+; SSE2-NEXT: andl $-8, %esp
+; SSE2-NEXT: subl $8, %esp
+; SSE2-NEXT: movsd {{.*#+}} xmm0 = mem[0],zero
+; SSE2-NEXT: xorps {{\.LCPI.*}}, %xmm0
+; SSE2-NEXT: movlps %xmm0, (%esp)
+; SSE2-NEXT: fldl (%esp)
+; SSE2-NEXT: movl %ebp, %esp
+; SSE2-NEXT: popl %ebp
+; SSE2-NEXT: retl
+ %y = fneg double %x
+ ret double %y
+}
+
+define float @zoo(float %x) nounwind {
+; CHECK-LABEL: zoo:
+; CHECK: ## %bb.0:
+; CHECK-NEXT: movd %xmm0, %eax
+; CHECK-NEXT: xorl $2147483648, %eax ## imm = 0x80000000
+; CHECK-NEXT: movd %eax, %xmm0
+; CHECK-NEXT: retq
+;
+; SSE2-LABEL: zoo:
+; SSE2: # %bb.0:
+; SSE2-NEXT: pushl %eax
+; SSE2-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero
+; SSE2-NEXT: xorps {{\.LCPI.*}}, %xmm0
+; SSE2-NEXT: movss %xmm0, (%esp)
+; SSE2-NEXT: flds (%esp)
+; SSE2-NEXT: popl %eax
+; SSE2-NEXT: retl
+ %y = fneg float %x
+ ret float %y
+}
OpenPOWER on IntegriCloud