summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2009-10-24 02:07:42 +0000
committerEvan Cheng <evan.cheng@apple.com>2009-10-24 02:07:42 +0000
commit46ed1f83414d1e93e5af6a8145526c0d216861c1 (patch)
tree11d927bdac8b3b89f3d2415f9f9164e9b1369287
parentb4a1347be2f2493217a1e9596deae7a5a3248563 (diff)
downloadbcm5719-llvm-46ed1f83414d1e93e5af6a8145526c0d216861c1.tar.gz
bcm5719-llvm-46ed1f83414d1e93e5af6a8145526c0d216861c1.zip
80 col violation.
llvm-svn: 84986
-rw-r--r--llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp3
1 files changed, 2 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp b/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
index ecdf5a0be64..c3f40a9f8a3 100644
--- a/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
+++ b/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
@@ -729,7 +729,8 @@ loadRegFromStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
assert((RC == ARM::QPRRegisterClass ||
RC == ARM::QPR_VFP2RegisterClass) && "Unknown regclass!");
// FIXME: Neon instructions should support predicates
- BuildMI(MBB, I, DL, get(ARM::VLDRQ), DestReg).addFrameIndex(FI).addImm(0).addMemOperand(MMO);
+ BuildMI(MBB, I, DL, get(ARM::VLDRQ), DestReg).addFrameIndex(FI).addImm(0).
+ addMemOperand(MMO);
}
}
OpenPOWER on IntegriCloud