summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJoel Jones <joel_k_jones@apple.com>2013-02-10 23:56:30 +0000
committerJoel Jones <joel_k_jones@apple.com>2013-02-10 23:56:30 +0000
commit440d8e48ae7afe1231e93c0ac7dc67f328f3a1c1 (patch)
treefad830d5742dd620bf369b26d28f39e162242f6b
parent21beaf6789c4935db4a11f37a1863031b5725c90 (diff)
downloadbcm5719-llvm-440d8e48ae7afe1231e93c0ac7dc67f328f3a1c1.tar.gz
bcm5719-llvm-440d8e48ae7afe1231e93c0ac7dc67f328f3a1c1.zip
Spelling correction
llvm-svn: 174852
-rw-r--r--llvm/lib/Target/AArch64/AArch64ISelLowering.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp b/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
index 071b432998b..ff28dc17fdf 100644
--- a/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
+++ b/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
@@ -2691,7 +2691,7 @@ static bool findEXTRHalf(SDValue N, SDValue &Src, uint32_t &ShiftAmount,
return true;
}
-/// EXTR instruciton extracts a contiguous chunk of bits from two existing
+/// EXTR instruction extracts a contiguous chunk of bits from two existing
/// registers viewed as a high/low pair. This function looks for the pattern:
/// (or (shl VAL1, #N), (srl VAL2, #RegWidth-N)) and replaces it with an
/// EXTR. Can't quite be done in TableGen because the two immediates aren't
OpenPOWER on IntegriCloud