summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSanjay Patel <spatel@rotateright.com>2018-12-21 16:49:41 +0000
committerSanjay Patel <spatel@rotateright.com>2018-12-21 16:49:41 +0000
commit41eebdefa7b4b08d00914eced4f44c66254508a4 (patch)
treeee87b32ec88c5e6d42a8e679143f1d46cf1df84d
parented713c55b2d3d7ab330c12a7006818ef330dc001 (diff)
downloadbcm5719-llvm-41eebdefa7b4b08d00914eced4f44c66254508a4.tar.gz
bcm5719-llvm-41eebdefa7b4b08d00914eced4f44c66254508a4.zip
[x86] add tests for possible horizontal op transform; NFC
llvm-svn: 349923
-rw-r--r--llvm/test/CodeGen/X86/phaddsub.ll312
1 files changed, 312 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/X86/phaddsub.ll b/llvm/test/CodeGen/X86/phaddsub.ll
index b4ff08cd254..ae009682c4b 100644
--- a/llvm/test/CodeGen/X86/phaddsub.ll
+++ b/llvm/test/CodeGen/X86/phaddsub.ll
@@ -757,3 +757,315 @@ define <8 x i16> @phaddw_single_source6(<8 x i16> %x) {
ret <8 x i16> %shuffle2
}
+define float @extract_extract_v4f32_fadd_f32(<4 x float> %x) {
+; SSSE3-LABEL: extract_extract_v4f32_fadd_f32:
+; SSSE3: # %bb.0:
+; SSSE3-NEXT: movshdup {{.*#+}} xmm1 = xmm0[1,1,3,3]
+; SSSE3-NEXT: addss %xmm1, %xmm0
+; SSSE3-NEXT: retq
+;
+; AVX-LABEL: extract_extract_v4f32_fadd_f32:
+; AVX: # %bb.0:
+; AVX-NEXT: vmovshdup {{.*#+}} xmm1 = xmm0[1,1,3,3]
+; AVX-NEXT: vaddss %xmm1, %xmm0, %xmm0
+; AVX-NEXT: retq
+ %x0 = extractelement <4 x float> %x, i32 0
+ %x1 = extractelement <4 x float> %x, i32 1
+ %x01 = fadd float %x0, %x1
+ ret float %x01
+}
+
+define float @extract_extract_v4f32_fadd_f32_commute(<4 x float> %x) {
+; SSSE3-LABEL: extract_extract_v4f32_fadd_f32_commute:
+; SSSE3: # %bb.0:
+; SSSE3-NEXT: movshdup {{.*#+}} xmm1 = xmm0[1,1,3,3]
+; SSSE3-NEXT: addss %xmm1, %xmm0
+; SSSE3-NEXT: retq
+;
+; AVX-LABEL: extract_extract_v4f32_fadd_f32_commute:
+; AVX: # %bb.0:
+; AVX-NEXT: vmovshdup {{.*#+}} xmm1 = xmm0[1,1,3,3]
+; AVX-NEXT: vaddss %xmm0, %xmm1, %xmm0
+; AVX-NEXT: retq
+ %x0 = extractelement <4 x float> %x, i32 0
+ %x1 = extractelement <4 x float> %x, i32 1
+ %x01 = fadd float %x1, %x0
+ ret float %x01
+}
+
+define float @extract_extract_v8f32_fadd_f32(<8 x float> %x) {
+; SSSE3-LABEL: extract_extract_v8f32_fadd_f32:
+; SSSE3: # %bb.0:
+; SSSE3-NEXT: movshdup {{.*#+}} xmm1 = xmm0[1,1,3,3]
+; SSSE3-NEXT: addss %xmm1, %xmm0
+; SSSE3-NEXT: retq
+;
+; AVX-LABEL: extract_extract_v8f32_fadd_f32:
+; AVX: # %bb.0:
+; AVX-NEXT: vmovshdup {{.*#+}} xmm1 = xmm0[1,1,3,3]
+; AVX-NEXT: vaddss %xmm1, %xmm0, %xmm0
+; AVX-NEXT: vzeroupper
+; AVX-NEXT: retq
+ %x0 = extractelement <8 x float> %x, i32 0
+ %x1 = extractelement <8 x float> %x, i32 1
+ %x01 = fadd float %x0, %x1
+ ret float %x01
+}
+
+define float @extract_extract_v8f32_fadd_f32_commute(<8 x float> %x) {
+; SSSE3-LABEL: extract_extract_v8f32_fadd_f32_commute:
+; SSSE3: # %bb.0:
+; SSSE3-NEXT: movshdup {{.*#+}} xmm1 = xmm0[1,1,3,3]
+; SSSE3-NEXT: addss %xmm1, %xmm0
+; SSSE3-NEXT: retq
+;
+; AVX-LABEL: extract_extract_v8f32_fadd_f32_commute:
+; AVX: # %bb.0:
+; AVX-NEXT: vmovshdup {{.*#+}} xmm1 = xmm0[1,1,3,3]
+; AVX-NEXT: vaddss %xmm0, %xmm1, %xmm0
+; AVX-NEXT: vzeroupper
+; AVX-NEXT: retq
+ %x0 = extractelement <8 x float> %x, i32 0
+ %x1 = extractelement <8 x float> %x, i32 1
+ %x01 = fadd float %x1, %x0
+ ret float %x01
+}
+
+define float @extract_extract_v4f32_fsub_f32(<4 x float> %x) {
+; SSSE3-LABEL: extract_extract_v4f32_fsub_f32:
+; SSSE3: # %bb.0:
+; SSSE3-NEXT: movshdup {{.*#+}} xmm1 = xmm0[1,1,3,3]
+; SSSE3-NEXT: subss %xmm1, %xmm0
+; SSSE3-NEXT: retq
+;
+; AVX-LABEL: extract_extract_v4f32_fsub_f32:
+; AVX: # %bb.0:
+; AVX-NEXT: vmovshdup {{.*#+}} xmm1 = xmm0[1,1,3,3]
+; AVX-NEXT: vsubss %xmm1, %xmm0, %xmm0
+; AVX-NEXT: retq
+ %x0 = extractelement <4 x float> %x, i32 0
+ %x1 = extractelement <4 x float> %x, i32 1
+ %x01 = fsub float %x0, %x1
+ ret float %x01
+}
+
+define float @extract_extract_v4f32_fsub_f32_commute(<4 x float> %x) {
+; SSSE3-LABEL: extract_extract_v4f32_fsub_f32_commute:
+; SSSE3: # %bb.0:
+; SSSE3-NEXT: movshdup {{.*#+}} xmm1 = xmm0[1,1,3,3]
+; SSSE3-NEXT: subss %xmm0, %xmm1
+; SSSE3-NEXT: movaps %xmm1, %xmm0
+; SSSE3-NEXT: retq
+;
+; AVX-LABEL: extract_extract_v4f32_fsub_f32_commute:
+; AVX: # %bb.0:
+; AVX-NEXT: vmovshdup {{.*#+}} xmm1 = xmm0[1,1,3,3]
+; AVX-NEXT: vsubss %xmm0, %xmm1, %xmm0
+; AVX-NEXT: retq
+ %x0 = extractelement <4 x float> %x, i32 0
+ %x1 = extractelement <4 x float> %x, i32 1
+ %x01 = fsub float %x1, %x0
+ ret float %x01
+}
+
+define float @extract_extract_v8f32_fsub_f32(<8 x float> %x) {
+; SSSE3-LABEL: extract_extract_v8f32_fsub_f32:
+; SSSE3: # %bb.0:
+; SSSE3-NEXT: movshdup {{.*#+}} xmm1 = xmm0[1,1,3,3]
+; SSSE3-NEXT: subss %xmm1, %xmm0
+; SSSE3-NEXT: retq
+;
+; AVX-LABEL: extract_extract_v8f32_fsub_f32:
+; AVX: # %bb.0:
+; AVX-NEXT: vmovshdup {{.*#+}} xmm1 = xmm0[1,1,3,3]
+; AVX-NEXT: vsubss %xmm1, %xmm0, %xmm0
+; AVX-NEXT: vzeroupper
+; AVX-NEXT: retq
+ %x0 = extractelement <8 x float> %x, i32 0
+ %x1 = extractelement <8 x float> %x, i32 1
+ %x01 = fsub float %x0, %x1
+ ret float %x01
+}
+
+define float @extract_extract_v8f32_fsub_f32_commute(<8 x float> %x) {
+; SSSE3-LABEL: extract_extract_v8f32_fsub_f32_commute:
+; SSSE3: # %bb.0:
+; SSSE3-NEXT: movshdup {{.*#+}} xmm1 = xmm0[1,1,3,3]
+; SSSE3-NEXT: subss %xmm0, %xmm1
+; SSSE3-NEXT: movaps %xmm1, %xmm0
+; SSSE3-NEXT: retq
+;
+; AVX-LABEL: extract_extract_v8f32_fsub_f32_commute:
+; AVX: # %bb.0:
+; AVX-NEXT: vmovshdup {{.*#+}} xmm1 = xmm0[1,1,3,3]
+; AVX-NEXT: vsubss %xmm0, %xmm1, %xmm0
+; AVX-NEXT: vzeroupper
+; AVX-NEXT: retq
+ %x0 = extractelement <8 x float> %x, i32 0
+ %x1 = extractelement <8 x float> %x, i32 1
+ %x01 = fsub float %x1, %x0
+ ret float %x01
+}
+
+define double @extract_extract_v2f64_fadd_f64(<2 x double> %x) {
+; SSSE3-LABEL: extract_extract_v2f64_fadd_f64:
+; SSSE3: # %bb.0:
+; SSSE3-NEXT: movapd %xmm0, %xmm1
+; SSSE3-NEXT: unpckhpd {{.*#+}} xmm1 = xmm1[1],xmm0[1]
+; SSSE3-NEXT: addsd %xmm0, %xmm1
+; SSSE3-NEXT: movapd %xmm1, %xmm0
+; SSSE3-NEXT: retq
+;
+; AVX-LABEL: extract_extract_v2f64_fadd_f64:
+; AVX: # %bb.0:
+; AVX-NEXT: vpermilpd {{.*#+}} xmm1 = xmm0[1,0]
+; AVX-NEXT: vaddsd %xmm1, %xmm0, %xmm0
+; AVX-NEXT: retq
+ %x0 = extractelement <2 x double> %x, i32 0
+ %x1 = extractelement <2 x double> %x, i32 1
+ %x01 = fadd double %x0, %x1
+ ret double %x01
+}
+
+define double @extract_extract_v2f64_fadd_f64_commute(<2 x double> %x) {
+; SSSE3-LABEL: extract_extract_v2f64_fadd_f64_commute:
+; SSSE3: # %bb.0:
+; SSSE3-NEXT: movapd %xmm0, %xmm1
+; SSSE3-NEXT: unpckhpd {{.*#+}} xmm1 = xmm1[1],xmm0[1]
+; SSSE3-NEXT: addsd %xmm0, %xmm1
+; SSSE3-NEXT: movapd %xmm1, %xmm0
+; SSSE3-NEXT: retq
+;
+; AVX-LABEL: extract_extract_v2f64_fadd_f64_commute:
+; AVX: # %bb.0:
+; AVX-NEXT: vpermilpd {{.*#+}} xmm1 = xmm0[1,0]
+; AVX-NEXT: vaddsd %xmm0, %xmm1, %xmm0
+; AVX-NEXT: retq
+ %x0 = extractelement <2 x double> %x, i32 0
+ %x1 = extractelement <2 x double> %x, i32 1
+ %x01 = fadd double %x1, %x0
+ ret double %x01
+}
+
+define double @extract_extract_v4f64_fadd_f64(<4 x double> %x) {
+; SSSE3-LABEL: extract_extract_v4f64_fadd_f64:
+; SSSE3: # %bb.0:
+; SSSE3-NEXT: movapd %xmm0, %xmm1
+; SSSE3-NEXT: unpckhpd {{.*#+}} xmm1 = xmm1[1],xmm0[1]
+; SSSE3-NEXT: addsd %xmm0, %xmm1
+; SSSE3-NEXT: movapd %xmm1, %xmm0
+; SSSE3-NEXT: retq
+;
+; AVX-LABEL: extract_extract_v4f64_fadd_f64:
+; AVX: # %bb.0:
+; AVX-NEXT: vpermilpd {{.*#+}} xmm1 = xmm0[1,0]
+; AVX-NEXT: vaddsd %xmm1, %xmm0, %xmm0
+; AVX-NEXT: vzeroupper
+; AVX-NEXT: retq
+ %x0 = extractelement <4 x double> %x, i32 0
+ %x1 = extractelement <4 x double> %x, i32 1
+ %x01 = fadd double %x0, %x1
+ ret double %x01
+}
+
+define double @extract_extract_v4f64_fadd_f64_commute(<4 x double> %x) {
+; SSSE3-LABEL: extract_extract_v4f64_fadd_f64_commute:
+; SSSE3: # %bb.0:
+; SSSE3-NEXT: movapd %xmm0, %xmm1
+; SSSE3-NEXT: unpckhpd {{.*#+}} xmm1 = xmm1[1],xmm0[1]
+; SSSE3-NEXT: addsd %xmm0, %xmm1
+; SSSE3-NEXT: movapd %xmm1, %xmm0
+; SSSE3-NEXT: retq
+;
+; AVX-LABEL: extract_extract_v4f64_fadd_f64_commute:
+; AVX: # %bb.0:
+; AVX-NEXT: vpermilpd {{.*#+}} xmm1 = xmm0[1,0]
+; AVX-NEXT: vaddsd %xmm0, %xmm1, %xmm0
+; AVX-NEXT: vzeroupper
+; AVX-NEXT: retq
+ %x0 = extractelement <4 x double> %x, i32 0
+ %x1 = extractelement <4 x double> %x, i32 1
+ %x01 = fadd double %x1, %x0
+ ret double %x01
+}
+
+define double @extract_extract_v2f64_fsub_f64(<2 x double> %x) {
+; SSSE3-LABEL: extract_extract_v2f64_fsub_f64:
+; SSSE3: # %bb.0:
+; SSSE3-NEXT: movapd %xmm0, %xmm1
+; SSSE3-NEXT: unpckhpd {{.*#+}} xmm1 = xmm1[1],xmm0[1]
+; SSSE3-NEXT: subsd %xmm1, %xmm0
+; SSSE3-NEXT: retq
+;
+; AVX-LABEL: extract_extract_v2f64_fsub_f64:
+; AVX: # %bb.0:
+; AVX-NEXT: vpermilpd {{.*#+}} xmm1 = xmm0[1,0]
+; AVX-NEXT: vsubsd %xmm1, %xmm0, %xmm0
+; AVX-NEXT: retq
+ %x0 = extractelement <2 x double> %x, i32 0
+ %x1 = extractelement <2 x double> %x, i32 1
+ %x01 = fsub double %x0, %x1
+ ret double %x01
+}
+
+define double @extract_extract_v2f64_fsub_f64_commute(<2 x double> %x) {
+; SSSE3-LABEL: extract_extract_v2f64_fsub_f64_commute:
+; SSSE3: # %bb.0:
+; SSSE3-NEXT: movapd %xmm0, %xmm1
+; SSSE3-NEXT: unpckhpd {{.*#+}} xmm1 = xmm1[1],xmm0[1]
+; SSSE3-NEXT: subsd %xmm0, %xmm1
+; SSSE3-NEXT: movapd %xmm1, %xmm0
+; SSSE3-NEXT: retq
+;
+; AVX-LABEL: extract_extract_v2f64_fsub_f64_commute:
+; AVX: # %bb.0:
+; AVX-NEXT: vpermilpd {{.*#+}} xmm1 = xmm0[1,0]
+; AVX-NEXT: vsubsd %xmm0, %xmm1, %xmm0
+; AVX-NEXT: retq
+ %x0 = extractelement <2 x double> %x, i32 0
+ %x1 = extractelement <2 x double> %x, i32 1
+ %x01 = fsub double %x1, %x0
+ ret double %x01
+}
+
+define double @extract_extract_v4f64_fsub_f64(<4 x double> %x) {
+; SSSE3-LABEL: extract_extract_v4f64_fsub_f64:
+; SSSE3: # %bb.0:
+; SSSE3-NEXT: movapd %xmm0, %xmm1
+; SSSE3-NEXT: unpckhpd {{.*#+}} xmm1 = xmm1[1],xmm0[1]
+; SSSE3-NEXT: subsd %xmm1, %xmm0
+; SSSE3-NEXT: retq
+;
+; AVX-LABEL: extract_extract_v4f64_fsub_f64:
+; AVX: # %bb.0:
+; AVX-NEXT: vpermilpd {{.*#+}} xmm1 = xmm0[1,0]
+; AVX-NEXT: vsubsd %xmm1, %xmm0, %xmm0
+; AVX-NEXT: vzeroupper
+; AVX-NEXT: retq
+ %x0 = extractelement <4 x double> %x, i32 0
+ %x1 = extractelement <4 x double> %x, i32 1
+ %x01 = fsub double %x0, %x1
+ ret double %x01
+}
+
+define double @extract_extract_v4f64_fsub_f64_commute(<4 x double> %x) {
+; SSSE3-LABEL: extract_extract_v4f64_fsub_f64_commute:
+; SSSE3: # %bb.0:
+; SSSE3-NEXT: movapd %xmm0, %xmm1
+; SSSE3-NEXT: unpckhpd {{.*#+}} xmm1 = xmm1[1],xmm0[1]
+; SSSE3-NEXT: subsd %xmm0, %xmm1
+; SSSE3-NEXT: movapd %xmm1, %xmm0
+; SSSE3-NEXT: retq
+;
+; AVX-LABEL: extract_extract_v4f64_fsub_f64_commute:
+; AVX: # %bb.0:
+; AVX-NEXT: vpermilpd {{.*#+}} xmm1 = xmm0[1,0]
+; AVX-NEXT: vsubsd %xmm0, %xmm1, %xmm0
+; AVX-NEXT: vzeroupper
+; AVX-NEXT: retq
+ %x0 = extractelement <4 x double> %x, i32 0
+ %x1 = extractelement <4 x double> %x, i32 1
+ %x01 = fsub double %x1, %x0
+ ret double %x01
+}
+
OpenPOWER on IntegriCloud