summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorKrzysztof Parzyszek <kparzysz@codeaurora.org>2017-03-07 14:20:19 +0000
committerKrzysztof Parzyszek <kparzysz@codeaurora.org>2017-03-07 14:20:19 +0000
commit3cceffb752c7f5eb69c41226ddd9fb664683a204 (patch)
tree46e2393edb10bfee2da80b3c9be36bb734c8ea49
parenteb62118e6d8fe924abceea869ae4cc43534e1fb2 (diff)
downloadbcm5719-llvm-3cceffb752c7f5eb69c41226ddd9fb664683a204.tar.gz
bcm5719-llvm-3cceffb752c7f5eb69c41226ddd9fb664683a204.zip
[Hexagon] Do not insert instructions before PHI nodes
llvm-svn: 297141
-rw-r--r--llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp4
-rw-r--r--llvm/test/CodeGen/Hexagon/bit-phi.ll1
2 files changed, 4 insertions, 1 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp b/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp
index 79787463684..a155762cd4a 100644
--- a/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp
+++ b/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp
@@ -2375,7 +2375,9 @@ bool BitSimplification::simplifyExtractLow(MachineInstr *MI,
DebugLoc DL = MI->getDebugLoc();
MachineBasicBlock &B = *MI->getParent();
unsigned NewR = MRI.createVirtualRegister(FRC);
- auto MIB = BuildMI(B, MI, DL, HII.get(ExtOpc), NewR)
+ auto At = MI->isPHI() ? B.getFirstNonPHI()
+ : MachineBasicBlock::iterator(MI);
+ auto MIB = BuildMI(B, At, DL, HII.get(ExtOpc), NewR)
.addReg(R, 0, SR);
switch (ExtOpc) {
case Hexagon::A2_sxtb:
diff --git a/llvm/test/CodeGen/Hexagon/bit-phi.ll b/llvm/test/CodeGen/Hexagon/bit-phi.ll
index 86b18d8bf25..7abfba079bb 100644
--- a/llvm/test/CodeGen/Hexagon/bit-phi.ll
+++ b/llvm/test/CodeGen/Hexagon/bit-phi.ll
@@ -1,4 +1,5 @@
; RUN: llc -march=hexagon < %s
+; RUN: llc -march=hexagon -disable-hcp < %s
; REQUIRES: asserts
target datalayout = "e-m:e-p:32:32-i1:32-i64:64-a:0-v32:32-n16:32"
OpenPOWER on IntegriCloud