diff options
| author | Yi Kong <yikong@google.com> | 2017-11-16 23:38:17 +0000 |
|---|---|---|
| committer | Yi Kong <yikong@google.com> | 2017-11-16 23:38:17 +0000 |
| commit | 39bcd4ed3e5e824f363303077c98f54be61c3add (patch) | |
| tree | a3ec8b5b237b489aefc541e499a22252143b0d4e | |
| parent | 513fc069f00b3540eedab30ca188ab29bbcf4047 (diff) | |
| download | bcm5719-llvm-39bcd4ed3e5e824f363303077c98f54be61c3add.tar.gz bcm5719-llvm-39bcd4ed3e5e824f363303077c98f54be61c3add.zip | |
[ARM] 't' asm constraint should accept i32
't' constraint normally only accepts f32 operands, but for VCVT the
operands can be i32. LLVM is overly restrictive and rejects asm like:
float foo() {
float result;
__asm__ __volatile__(
"vcvt.f32.s32 %[result], %[arg1]\n"
: [result]"=t"(result)
: [arg1]"t"(0x01020304) );
return result;
}
Relax the value type for 't' constraint to either f32 or i32.
Differential Revision: https://reviews.llvm.org/D40137
llvm-svn: 318472
| -rw-r--r-- | llvm/lib/Target/ARM/ARMISelLowering.cpp | 2 | ||||
| -rw-r--r-- | llvm/test/CodeGen/ARM/inlineasm.ll | 9 |
2 files changed, 9 insertions, 2 deletions
diff --git a/llvm/lib/Target/ARM/ARMISelLowering.cpp b/llvm/lib/Target/ARM/ARMISelLowering.cpp index 617675c7ca1..4f200ecfc28 100644 --- a/llvm/lib/Target/ARM/ARMISelLowering.cpp +++ b/llvm/lib/Target/ARM/ARMISelLowering.cpp @@ -13024,7 +13024,7 @@ RCPair ARMTargetLowering::getRegForInlineAsmConstraint( return RCPair(0U, &ARM::QPR_8RegClass); break; case 't': - if (VT == MVT::f32) + if (VT == MVT::f32 || VT == MVT::i32) return RCPair(0U, &ARM::SPRRegClass); break; } diff --git a/llvm/test/CodeGen/ARM/inlineasm.ll b/llvm/test/CodeGen/ARM/inlineasm.ll index 39962e08cdd..fdb8938884c 100644 --- a/llvm/test/CodeGen/ARM/inlineasm.ll +++ b/llvm/test/CodeGen/ARM/inlineasm.ll @@ -1,4 +1,4 @@ -; RUN: llc -mtriple=arm-eabi -mattr=+v6 %s -o /dev/null +; RUN: llc -mtriple=armv8-eabi -mattr=+neon %s -o - | FileCheck %s define i32 @test1(i32 %tmp54) { %tmp56 = tail call i32 asm "uxtb16 $0,$1", "=r,r"( i32 %tmp54 ) ; <i32> [#uses=1] @@ -9,3 +9,10 @@ define void @test2() { tail call void asm sideeffect "/* number: ${0:c} */", "i"( i32 1 ) ret void } + +define float @t-constraint-int(i32 %i) { + ; CHECK-LABEL: t-constraint-int + ; CHECK: vcvt.f32.s32 {{s[0-9]+}}, {{s[0-9]+}} + %ret = call float asm "vcvt.f32.s32 $0, $1\0A", "=t,t"(i32 %i) + ret float %ret +} |
