summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorAaron Ballman <aaron@aaronballman.com>2015-11-30 14:52:33 +0000
committerAaron Ballman <aaron@aaronballman.com>2015-11-30 14:52:33 +0000
commit33c95f08b08d8cfce053136a168d12179e79b787 (patch)
tree57352dfccab38ad89ea907f4915f5f53e714d805
parent4809b1dca1985124e516ef70940c110bdee05f50 (diff)
downloadbcm5719-llvm-33c95f08b08d8cfce053136a168d12179e79b787.tar.gz
bcm5719-llvm-33c95f08b08d8cfce053136a168d12179e79b787.zip
Silencing a 32-bit to 64-bit implicit conversion warning; NFC.
llvm-svn: 254302
-rw-r--r--llvm/lib/Target/X86/X86ISelLowering.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp
index 0174779223c..9d8895fa7bd 100644
--- a/llvm/lib/Target/X86/X86ISelLowering.cpp
+++ b/llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -6431,7 +6431,7 @@ X86TargetLowering::LowerBUILD_VECTOR(SDValue Op, SelectionDAG &DAG) const {
SmallVector<SDValue, 8> V(NumElems);
if (NumElems == 4 && NumZero > 0) {
for (unsigned i = 0; i < 4; ++i) {
- bool isZero = !(NonZeros & (1 << i));
+ bool isZero = !(NonZeros & (1ULL << i));
if (isZero)
V[i] = getZeroVector(VT, Subtarget, DAG, dl);
else
OpenPOWER on IntegriCloud