diff options
author | Craig Topper <craig.topper@gmail.com> | 2016-05-27 06:59:39 +0000 |
---|---|---|
committer | Craig Topper <craig.topper@gmail.com> | 2016-05-27 06:59:39 +0000 |
commit | 32578b7dcf80e92d414a2f70d86a52d783a5e457 (patch) | |
tree | 02a21c24afd61f0661c7f0bb414e95640fffbc10 | |
parent | e5e819b7d7a81a614df316b9bcf710d641c05082 (diff) | |
download | bcm5719-llvm-32578b7dcf80e92d414a2f70d86a52d783a5e457.tar.gz bcm5719-llvm-32578b7dcf80e92d414a2f70d86a52d783a5e457.zip |
[AVX512][Builtin] Fix palignr intrinsic for avx512vlbw. The immediate should not be multiplied by 8.
The 512-bit version was fixed recently but this was missed.
llvm-svn: 270970
-rw-r--r-- | clang/lib/Headers/avx512vlbwintrin.h | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/clang/lib/Headers/avx512vlbwintrin.h b/clang/lib/Headers/avx512vlbwintrin.h index d35dc7e3bfe..71dac6b3bb3 100644 --- a/clang/lib/Headers/avx512vlbwintrin.h +++ b/clang/lib/Headers/avx512vlbwintrin.h @@ -3338,25 +3338,25 @@ _mm256_mask_permutexvar_epi16 (__m256i __W, __mmask16 __M, __m256i __A, #define _mm_mask_alignr_epi8(W, U, A, B, N) __extension__ ({ \ (__m128i)__builtin_ia32_palignr128_mask((__v16qi)(__m128i)(A), \ - (__v16qi)(__m128i)(B), (int)(N) * 8, \ + (__v16qi)(__m128i)(B), (int)(N), \ (__v16qi)(__m128i)(W), \ (__mmask16)(U)); }) #define _mm_maskz_alignr_epi8(U, A, B, N) __extension__ ({ \ (__m128i)__builtin_ia32_palignr128_mask((__v16qi)(__m128i)(A), \ - (__v16qi)(__m128i)(B), (int)(N) * 8, \ + (__v16qi)(__m128i)(B), (int)(N), \ (__v16qi)_mm_setzero_si128(), \ (__mmask16)(U)); }) #define _mm256_mask_alignr_epi8(W, U, A, B, N) __extension__ ({ \ (__m256i)__builtin_ia32_palignr256_mask((__v32qi)(__m256i)(A), \ - (__v32qi)(__m256i)(B), (int)(N) * 8, \ + (__v32qi)(__m256i)(B), (int)(N), \ (__v32qi)(__m256i)(W), \ (__mmask32)(U)); }) #define _mm256_maskz_alignr_epi8(U, A, B, N) __extension__ ({ \ (__m256i)__builtin_ia32_palignr256_mask((__v32qi)(__m256i)(A), \ - (__v32qi)(__m256i)(B), (int)(N) * 8, \ + (__v32qi)(__m256i)(B), (int)(N), \ (__v32qi)_mm256_setzero_si256(), \ (__mmask32)(U)); }) |