diff options
author | Craig Topper <craig.topper@intel.com> | 2018-05-30 18:30:44 +0000 |
---|---|---|
committer | Craig Topper <craig.topper@intel.com> | 2018-05-30 18:30:44 +0000 |
commit | 2fbbffa4bf66efa3715fa9c80ef6c43e61bcedfb (patch) | |
tree | f77f9b552bd026b432f3d4cd591c8dc0fba343b0 | |
parent | c5ec55e9211b3124e04f842fb41e4476dad2afef (diff) | |
download | bcm5719-llvm-2fbbffa4bf66efa3715fa9c80ef6c43e61bcedfb.tar.gz bcm5719-llvm-2fbbffa4bf66efa3715fa9c80ef6c43e61bcedfb.zip |
[X86] Update the fast-isel tests for _mm_rcp_ss, _mm_rsqrt_ss, and _mm_sqrt_ss to match clang codegen after r333572.
llvm-svn: 333573
-rw-r--r-- | llvm/test/CodeGen/X86/sse-intrinsics-fast-isel.ll | 30 |
1 files changed, 3 insertions, 27 deletions
diff --git a/llvm/test/CodeGen/X86/sse-intrinsics-fast-isel.ll b/llvm/test/CodeGen/X86/sse-intrinsics-fast-isel.ll index 1deb2cf19a2..f592ea0b381 100644 --- a/llvm/test/CodeGen/X86/sse-intrinsics-fast-isel.ll +++ b/llvm/test/CodeGen/X86/sse-intrinsics-fast-isel.ll @@ -1198,15 +1198,7 @@ define <4 x float> @test_mm_rcp_ss(<4 x float> %a0) { ; X64-NEXT: rcpss %xmm0, %xmm0 ; X64-NEXT: retq %rcp = call <4 x float> @llvm.x86.sse.rcp.ss(<4 x float> %a0) - %ext0 = extractelement <4 x float> %rcp, i32 0 - %ins0 = insertelement <4 x float> undef, float %ext0, i32 0 - %ext1 = extractelement <4 x float> %a0, i32 1 - %ins1 = insertelement <4 x float> %ins0, float %ext1, i32 1 - %ext2 = extractelement <4 x float> %a0, i32 2 - %ins2 = insertelement <4 x float> %ins1, float %ext2, i32 2 - %ext3 = extractelement <4 x float> %a0, i32 3 - %ins3 = insertelement <4 x float> %ins2, float %ext3, i32 3 - ret <4 x float> %ins3 + ret <4 x float> %rcp } declare <4 x float> @llvm.x86.sse.rcp.ss(<4 x float>) nounwind readnone @@ -1236,15 +1228,7 @@ define <4 x float> @test_mm_rsqrt_ss(<4 x float> %a0) { ; X64-NEXT: rsqrtss %xmm0, %xmm0 ; X64-NEXT: retq %rsqrt = call <4 x float> @llvm.x86.sse.rsqrt.ss(<4 x float> %a0) - %ext0 = extractelement <4 x float> %rsqrt, i32 0 - %ins0 = insertelement <4 x float> undef, float %ext0, i32 0 - %ext1 = extractelement <4 x float> %a0, i32 1 - %ins1 = insertelement <4 x float> %ins0, float %ext1, i32 1 - %ext2 = extractelement <4 x float> %a0, i32 2 - %ins2 = insertelement <4 x float> %ins1, float %ext2, i32 2 - %ext3 = extractelement <4 x float> %a0, i32 3 - %ins3 = insertelement <4 x float> %ins2, float %ext3, i32 3 - ret <4 x float> %ins3 + ret <4 x float> %rsqrt } declare <4 x float> @llvm.x86.sse.rsqrt.ss(<4 x float>) nounwind readnone @@ -1589,15 +1573,7 @@ define <4 x float> @test_mm_sqrt_ss(<4 x float> %a0) { ; X64-NEXT: sqrtss %xmm0, %xmm0 ; X64-NEXT: retq %sqrt = call <4 x float> @llvm.x86.sse.sqrt.ss(<4 x float> %a0) - %ext0 = extractelement <4 x float> %sqrt, i32 0 - %ins0 = insertelement <4 x float> undef, float %ext0, i32 0 - %ext1 = extractelement <4 x float> %a0, i32 1 - %ins1 = insertelement <4 x float> %ins0, float %ext1, i32 1 - %ext2 = extractelement <4 x float> %a0, i32 2 - %ins2 = insertelement <4 x float> %ins1, float %ext2, i32 2 - %ext3 = extractelement <4 x float> %a0, i32 3 - %ins3 = insertelement <4 x float> %ins2, float %ext3, i32 3 - ret <4 x float> %ins3 + ret <4 x float> %sqrt } declare <4 x float> @llvm.x86.sse.sqrt.ss(<4 x float>) nounwind readnone |