summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@intel.com>2019-09-07 01:39:12 +0000
committerCraig Topper <craig.topper@intel.com>2019-09-07 01:39:12 +0000
commit2dd5a205e654cf5da41a3e50e62babd243481442 (patch)
tree4052df1c3d06c435d4b771aa33a6673db34448b5
parent78b6909fd545cb4b62d791a7be1b2412defcb966 (diff)
downloadbcm5719-llvm-2dd5a205e654cf5da41a3e50e62babd243481442.tar.gz
bcm5719-llvm-2dd5a205e654cf5da41a3e50e62babd243481442.zip
[X86] Autogenerate fp128-libcalls.ll
llvm-svn: 371282
-rw-r--r--llvm/test/CodeGen/X86/fp128-libcalls.ll121
1 files changed, 81 insertions, 40 deletions
diff --git a/llvm/test/CodeGen/X86/fp128-libcalls.ll b/llvm/test/CodeGen/X86/fp128-libcalls.ll
index 09bda890fa8..acb08705c02 100644
--- a/llvm/test/CodeGen/X86/fp128-libcalls.ll
+++ b/llvm/test/CodeGen/X86/fp128-libcalls.ll
@@ -1,3 +1,4 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -O2 -mtriple=x86_64-linux-android -mattr=+mmx \
; RUN: -enable-legalize-types-checking | FileCheck %s
; RUN: llc < %s -O2 -mtriple=x86_64-linux-gnu -mattr=+mmx \
@@ -9,101 +10,141 @@
@vf128 = common global fp128 0xL00000000000000000000000000000000, align 16
define void @Test128Add(fp128 %d1, fp128 %d2) {
+; CHECK-LABEL: Test128Add:
+; CHECK: # %bb.0: # %entry
+; CHECK-NEXT: pushq %rax
+; CHECK-NEXT: .cfi_def_cfa_offset 16
+; CHECK-NEXT: callq __addtf3
+; CHECK-NEXT: movaps %xmm0, {{.*}}(%rip)
+; CHECK-NEXT: popq %rax
+; CHECK-NEXT: .cfi_def_cfa_offset 8
+; CHECK-NEXT: retq
entry:
%add = fadd fp128 %d1, %d2
store fp128 %add, fp128* @vf128, align 16
ret void
-; CHECK-LABEL: Test128Add:
-; CHECK: callq __addtf3
-; CHECK-NEXT: movaps %xmm0, vf128(%rip)
-; CHECK: retq
}
define void @Test128_1Add(fp128 %d1){
+; CHECK-LABEL: Test128_1Add:
+; CHECK: # %bb.0: # %entry
+; CHECK-NEXT: pushq %rax
+; CHECK-NEXT: .cfi_def_cfa_offset 16
+; CHECK-NEXT: movaps %xmm0, %xmm1
+; CHECK-NEXT: movaps {{.*}}(%rip), %xmm0
+; CHECK-NEXT: callq __addtf3
+; CHECK-NEXT: movaps %xmm0, {{.*}}(%rip)
+; CHECK-NEXT: popq %rax
+; CHECK-NEXT: .cfi_def_cfa_offset 8
+; CHECK-NEXT: retq
entry:
%0 = load fp128, fp128* @vf128, align 16
%add = fadd fp128 %0, %d1
store fp128 %add, fp128* @vf128, align 16
ret void
-; CHECK-LABEL: Test128_1Add:
-; CHECK: movaps %xmm0, %xmm1
-; CHECK-NEXT: movaps vf128(%rip), %xmm0
-; CHECK-NEXT: callq __addtf3
-; CHECK-NEXT: movaps %xmm0, vf128(%rip)
-; CHECK: retq
}
define void @Test128Sub(fp128 %d1, fp128 %d2){
+; CHECK-LABEL: Test128Sub:
+; CHECK: # %bb.0: # %entry
+; CHECK-NEXT: pushq %rax
+; CHECK-NEXT: .cfi_def_cfa_offset 16
+; CHECK-NEXT: callq __subtf3
+; CHECK-NEXT: movaps %xmm0, {{.*}}(%rip)
+; CHECK-NEXT: popq %rax
+; CHECK-NEXT: .cfi_def_cfa_offset 8
+; CHECK-NEXT: retq
entry:
%sub = fsub fp128 %d1, %d2
store fp128 %sub, fp128* @vf128, align 16
ret void
-; CHECK-LABEL: Test128Sub:
-; CHECK: callq __subtf3
-; CHECK-NEXT: movaps %xmm0, vf128(%rip)
-; CHECK: retq
}
define void @Test128_1Sub(fp128 %d1){
+; CHECK-LABEL: Test128_1Sub:
+; CHECK: # %bb.0: # %entry
+; CHECK-NEXT: pushq %rax
+; CHECK-NEXT: .cfi_def_cfa_offset 16
+; CHECK-NEXT: movaps %xmm0, %xmm1
+; CHECK-NEXT: movaps {{.*}}(%rip), %xmm0
+; CHECK-NEXT: callq __subtf3
+; CHECK-NEXT: movaps %xmm0, {{.*}}(%rip)
+; CHECK-NEXT: popq %rax
+; CHECK-NEXT: .cfi_def_cfa_offset 8
+; CHECK-NEXT: retq
entry:
%0 = load fp128, fp128* @vf128, align 16
%sub = fsub fp128 %0, %d1
store fp128 %sub, fp128* @vf128, align 16
ret void
-; CHECK-LABEL: Test128_1Sub:
-; CHECK: movaps %xmm0, %xmm1
-; CHECK-NEXT: movaps vf128(%rip), %xmm0
-; CHECK-NEXT: callq __subtf3
-; CHECK-NEXT: movaps %xmm0, vf128(%rip)
-; CHECK: retq
}
define void @Test128Mul(fp128 %d1, fp128 %d2){
+; CHECK-LABEL: Test128Mul:
+; CHECK: # %bb.0: # %entry
+; CHECK-NEXT: pushq %rax
+; CHECK-NEXT: .cfi_def_cfa_offset 16
+; CHECK-NEXT: callq __multf3
+; CHECK-NEXT: movaps %xmm0, {{.*}}(%rip)
+; CHECK-NEXT: popq %rax
+; CHECK-NEXT: .cfi_def_cfa_offset 8
+; CHECK-NEXT: retq
entry:
%mul = fmul fp128 %d1, %d2
store fp128 %mul, fp128* @vf128, align 16
ret void
-; CHECK-LABEL: Test128Mul:
-; CHECK: callq __multf3
-; CHECK-NEXT: movaps %xmm0, vf128(%rip)
-; CHECK: retq
}
define void @Test128_1Mul(fp128 %d1){
+; CHECK-LABEL: Test128_1Mul:
+; CHECK: # %bb.0: # %entry
+; CHECK-NEXT: pushq %rax
+; CHECK-NEXT: .cfi_def_cfa_offset 16
+; CHECK-NEXT: movaps %xmm0, %xmm1
+; CHECK-NEXT: movaps {{.*}}(%rip), %xmm0
+; CHECK-NEXT: callq __multf3
+; CHECK-NEXT: movaps %xmm0, {{.*}}(%rip)
+; CHECK-NEXT: popq %rax
+; CHECK-NEXT: .cfi_def_cfa_offset 8
+; CHECK-NEXT: retq
entry:
%0 = load fp128, fp128* @vf128, align 16
%mul = fmul fp128 %0, %d1
store fp128 %mul, fp128* @vf128, align 16
ret void
-; CHECK-LABEL: Test128_1Mul:
-; CHECK: movaps %xmm0, %xmm1
-; CHECK-NEXT: movaps vf128(%rip), %xmm0
-; CHECK-NEXT: callq __multf3
-; CHECK-NEXT: movaps %xmm0, vf128(%rip)
-; CHECK: retq
}
define void @Test128Div(fp128 %d1, fp128 %d2){
+; CHECK-LABEL: Test128Div:
+; CHECK: # %bb.0: # %entry
+; CHECK-NEXT: pushq %rax
+; CHECK-NEXT: .cfi_def_cfa_offset 16
+; CHECK-NEXT: callq __divtf3
+; CHECK-NEXT: movaps %xmm0, {{.*}}(%rip)
+; CHECK-NEXT: popq %rax
+; CHECK-NEXT: .cfi_def_cfa_offset 8
+; CHECK-NEXT: retq
entry:
%div = fdiv fp128 %d1, %d2
store fp128 %div, fp128* @vf128, align 16
ret void
-; CHECK-LABEL: Test128Div:
-; CHECK: callq __divtf3
-; CHECK-NEXT: movaps %xmm0, vf128(%rip)
-; CHECK: retq
}
define void @Test128_1Div(fp128 %d1){
+; CHECK-LABEL: Test128_1Div:
+; CHECK: # %bb.0: # %entry
+; CHECK-NEXT: pushq %rax
+; CHECK-NEXT: .cfi_def_cfa_offset 16
+; CHECK-NEXT: movaps %xmm0, %xmm1
+; CHECK-NEXT: movaps {{.*}}(%rip), %xmm0
+; CHECK-NEXT: callq __divtf3
+; CHECK-NEXT: movaps %xmm0, {{.*}}(%rip)
+; CHECK-NEXT: popq %rax
+; CHECK-NEXT: .cfi_def_cfa_offset 8
+; CHECK-NEXT: retq
entry:
%0 = load fp128, fp128* @vf128, align 16
%div = fdiv fp128 %0, %d1
store fp128 %div, fp128* @vf128, align 16
ret void
-; CHECK-LABEL: Test128_1Div:
-; CHECK: movaps %xmm0, %xmm1
-; CHECK-NEXT: movaps vf128(%rip), %xmm0
-; CHECK-NEXT: callq __divtf3
-; CHECK-NEXT: movaps %xmm0, vf128(%rip)
-; CHECK: retq
}
OpenPOWER on IntegriCloud