summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@gmail.com>2012-04-22 19:29:34 +0000
committerCraig Topper <craig.topper@gmail.com>2012-04-22 19:29:34 +0000
commit2d474d6d92b098c4d0909e78dc71fbe9f8f08ffa (patch)
treea5670c64bfd441fc9783e7eac3409bf74a5a7730
parent860ed0d20aa2d3a0e4ee2acb8e110a6b0e21e95a (diff)
downloadbcm5719-llvm-2d474d6d92b098c4d0909e78dc71fbe9f8f08ffa.tar.gz
bcm5719-llvm-2d474d6d92b098c4d0909e78dc71fbe9f8f08ffa.zip
Convert getNode(UNDEF) to getUNDEF.
llvm-svn: 155321
-rw-r--r--llvm/lib/Target/X86/X86ISelLowering.cpp13
1 files changed, 7 insertions, 6 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp
index a1c830340a9..13ec5444657 100644
--- a/llvm/lib/Target/X86/X86ISelLowering.cpp
+++ b/llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -75,7 +75,7 @@ static SDValue Extract128BitVector(SDValue Vec,
// Extract from UNDEF is UNDEF.
if (Vec.getOpcode() == ISD::UNDEF)
- return DAG.getNode(ISD::UNDEF, dl, ResultVT);
+ return DAG.getUNDEF(ResultVT);
if (isa<ConstantSDNode>(Idx)) {
unsigned IdxVal = cast<ConstantSDNode>(Idx)->getZExtValue();
@@ -6962,7 +6962,7 @@ X86TargetLowering::LowerSCALAR_TO_VECTOR(SDValue Op, SelectionDAG &DAG) const {
Op = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VT128, Op.getOperand(0));
// Insert the 128-bit vector.
- return Insert128BitVector(DAG.getNode(ISD::UNDEF, dl, OpVT), Op,
+ return Insert128BitVector(DAG.getUNDEF(OpVT), Op,
DAG.getConstant(0, MVT::i32),
DAG, dl);
}
@@ -12965,16 +12965,17 @@ static SDValue PerformShuffleCombine256(SDNode *N, SelectionDAG &DAG,
if (isShuffleHigh128VectorInsertLow(SVOp)) {
SDValue V = Extract128BitVector(V1, DAG.getConstant(NumElems/2, MVT::i32),
DAG, dl);
- SDValue InsV = Insert128BitVector(DAG.getNode(ISD::UNDEF, dl, VT),
- V, DAG.getConstant(0, MVT::i32), DAG, dl);
+ SDValue InsV = Insert128BitVector(DAG.getUNDEF(VT), V,
+ DAG.getConstant(0, MVT::i32), DAG, dl);
return DCI.CombineTo(N, InsV);
}
// vector_shuffle <u, u, u, u, 0, 1, 2, 3> or <u, u, 0, 1>
if (isShuffleLow128VectorInsertHigh(SVOp)) {
SDValue V = Extract128BitVector(V1, DAG.getConstant(0, MVT::i32), DAG, dl);
- SDValue InsV = Insert128BitVector(DAG.getNode(ISD::UNDEF, dl, VT),
- V, DAG.getConstant(NumElems/2, MVT::i32), DAG, dl);
+ SDValue InsV = Insert128BitVector(DAG.getUNDEF(VT), V,
+ DAG.getConstant(NumElems/2, MVT::i32),
+ DAG, dl);
return DCI.CombineTo(N, InsV);
}
OpenPOWER on IntegriCloud