diff options
| author | Richard Osborne <richard@xmos.com> | 2014-02-27 13:20:06 +0000 |
|---|---|---|
| committer | Richard Osborne <richard@xmos.com> | 2014-02-27 13:20:06 +0000 |
| commit | 2d3a2bee41663b058802c270597e5700256c3244 (patch) | |
| tree | 35f5b523ea0f5094640dca3ca7b2bd09e54aec75 | |
| parent | cb9272fe66d32ec8da26b489c2e9d16b597401ce (diff) | |
| download | bcm5719-llvm-2d3a2bee41663b058802c270597e5700256c3244.tar.gz bcm5719-llvm-2d3a2bee41663b058802c270597e5700256c3244.zip | |
[XCore] Provide information about known zero bits of resource instructions.
llvm-svn: 202393
| -rw-r--r-- | llvm/lib/Target/XCore/XCoreISelLowering.cpp | 28 | ||||
| -rw-r--r-- | llvm/test/CodeGen/XCore/resources_combine.ll | 52 |
2 files changed, 80 insertions, 0 deletions
diff --git a/llvm/lib/Target/XCore/XCoreISelLowering.cpp b/llvm/lib/Target/XCore/XCoreISelLowering.cpp index 7af0165329f..930a4d19ba0 100644 --- a/llvm/lib/Target/XCore/XCoreISelLowering.cpp +++ b/llvm/lib/Target/XCore/XCoreISelLowering.cpp @@ -1770,6 +1770,34 @@ void XCoreTargetLowering::computeMaskedBitsForTargetNode(const SDValue Op, KnownZero.getBitWidth() - 1); } break; + case ISD::INTRINSIC_W_CHAIN: + { + unsigned IntNo = cast<ConstantSDNode>(Op.getOperand(1))->getZExtValue(); + switch (IntNo) { + case Intrinsic::xcore_getts: + // High bits are known to be zero. + KnownZero = APInt::getHighBitsSet(KnownZero.getBitWidth(), + KnownZero.getBitWidth() - 16); + break; + case Intrinsic::xcore_int: + case Intrinsic::xcore_inct: + // High bits are known to be zero. + KnownZero = APInt::getHighBitsSet(KnownZero.getBitWidth(), + KnownZero.getBitWidth() - 8); + break; + case Intrinsic::xcore_testct: + // Result is either 0 or 1. + KnownZero = APInt::getHighBitsSet(KnownZero.getBitWidth(), + KnownZero.getBitWidth() - 1); + break; + case Intrinsic::xcore_testwct: + // Result is in the range 0 - 4. + KnownZero = APInt::getHighBitsSet(KnownZero.getBitWidth(), + KnownZero.getBitWidth() - 3); + break; + } + } + break; } } diff --git a/llvm/test/CodeGen/XCore/resources_combine.ll b/llvm/test/CodeGen/XCore/resources_combine.ll new file mode 100644 index 00000000000..50ac30e905b --- /dev/null +++ b/llvm/test/CodeGen/XCore/resources_combine.ll @@ -0,0 +1,52 @@ +; RUN: llc -march=xcore < %s | FileCheck %s + +declare i32 @llvm.xcore.int.p1i8(i8 addrspace(1)* %r) +declare i32 @llvm.xcore.inct.p1i8(i8 addrspace(1)* %r) +declare i32 @llvm.xcore.testct.p1i8(i8 addrspace(1)* %r) +declare i32 @llvm.xcore.testwct.p1i8(i8 addrspace(1)* %r) +declare i32 @llvm.xcore.getts.p1i8(i8 addrspace(1)* %r) + +define i32 @int(i8 addrspace(1)* %r) nounwind { +; CHECK-LABEL: int: +; CHECK: int r0, res[r0] +; CHECK-NEXT: retsp 0 + %result = call i32 @llvm.xcore.int.p1i8(i8 addrspace(1)* %r) + %trunc = and i32 %result, 255 + ret i32 %trunc +} + +define i32 @inct(i8 addrspace(1)* %r) nounwind { +; CHECK-LABEL: inct: +; CHECK: inct r0, res[r0] +; CHECK-NEXT: retsp 0 + %result = call i32 @llvm.xcore.inct.p1i8(i8 addrspace(1)* %r) + %trunc = and i32 %result, 255 + ret i32 %trunc +} + +define i32 @testct(i8 addrspace(1)* %r) nounwind { +; CHECK-LABEL: testct: +; CHECK: testct r0, res[r0] +; CHECK-NEXT: retsp 0 + %result = call i32 @llvm.xcore.testct.p1i8(i8 addrspace(1)* %r) + %trunc = and i32 %result, 1 + ret i32 %trunc +} + +define i32 @testwct(i8 addrspace(1)* %r) nounwind { +; CHECK-LABEL: testwct: +; CHECK: testwct r0, res[r0] +; CHECK-NEXT: retsp 0 + %result = call i32 @llvm.xcore.testwct.p1i8(i8 addrspace(1)* %r) + %trunc = and i32 %result, 7 + ret i32 %trunc +} + +define i32 @getts(i8 addrspace(1)* %r) nounwind { +; CHECK-LABEL: getts: +; CHECK: getts r0, res[r0] +; CHECK-NEXT: retsp 0 + %result = call i32 @llvm.xcore.getts.p1i8(i8 addrspace(1)* %r) + %trunc = and i32 %result, 65535 + ret i32 %result +} |
