summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2011-11-11 23:45:47 +0000
committerJim Grosbach <grosbach@apple.com>2011-11-11 23:45:47 +0000
commit28f721a2b4654e9868698a8f6fcd863789269a05 (patch)
treeea1b56e51c44732648f89dd802a4be81328864ab
parent4d32481618314b3165e71fd7a1180fae254f5a7f (diff)
downloadbcm5719-llvm-28f721a2b4654e9868698a8f6fcd863789269a05.tar.gz
bcm5719-llvm-28f721a2b4654e9868698a8f6fcd863789269a05.zip
ARM assembly parsing for VST1 two-register encoding.
llvm-svn: 144430
-rw-r--r--llvm/lib/Target/ARM/ARMInstrNEON.td7
1 files changed, 3 insertions, 4 deletions
diff --git a/llvm/lib/Target/ARM/ARMInstrNEON.td b/llvm/lib/Target/ARM/ARMInstrNEON.td
index d3c4486b3db..7106473cb13 100644
--- a/llvm/lib/Target/ARM/ARMInstrNEON.td
+++ b/llvm/lib/Target/ARM/ARMInstrNEON.td
@@ -1238,12 +1238,11 @@ class VST1D<bits<4> op7_4, string Dt>
let DecoderMethod = "DecodeVSTInstruction";
}
class VST1Q<bits<4> op7_4, string Dt>
- : NLdSt<0,0b00,0b1010,op7_4, (outs),
- (ins addrmode6:$Rn, DPR:$Vd, DPR:$src2), IIC_VST1x2,
- "vst1", Dt, "\\{$Vd, $src2\\}, $Rn", "", []> {
+ : NLdSt<0,0b00,0b1010,op7_4, (outs), (ins VecListTwoD:$Vd, addrmode6:$Rn),
+ IIC_VST1x2, "vst1", Dt, "$Vd, $Rn", "", []> {
let Rm = 0b1111;
let Inst{5-4} = Rn{5-4};
- let DecoderMethod = "DecodeVSTInstruction";
+ let DecoderMethod = "DecodeVLDInstruction";
}
def VST1d8 : VST1D<{0,0,0,?}, "8">;
OpenPOWER on IntegriCloud